

Advancing system-level verification using UVM in SystemC

Martin Barnasconi, NXP Semiconductors François Pêcheux, University Pierre and Marie Curie Thilo Vörtler, Fraunhofer IIS/EAS









Outline

- Introduction
 - Universal Verification Methodology (UVM) ... what is it?
- Motivation
- Why UVM in SystemC?
- UVM-SystemC overview
 - UVM foundation elements
 - UVM test bench and test creation
- Contribution to Accellera
- Summary and outlook
- Acknowledgements




Introduction: UVM - what is it?

- Universal Verification Methodology facilitates the creation of modular, scalable, configurable and reusable test benches
 - Based on verification components with standardized interfaces
- Class library which provides a set of built-in features dedicated to simulation-based verification
 - Utilities for phasing, component overriding (factory), configuration, comparing, scoreboarding, reporting, etc.
- Environment supporting migration from directed testing towards Coverage Driven Verification (CDV)
 - Introducing automated stimulus generation, independent result checking and coverage collection



Motivation

- No structured nor unified verification methodology available for ESL design
- UVM (in SystemVerilog) primarily targeting block/IP level (RTL) verification, not system-level
- Porting UVM to SystemC/C++ enables
 - creation of more advanced system-level test benches
 - reuse of verification components
 between system-level and block-level
 verification
- Target to make UVM truly universal, and not tied to a particular language



*UVM-SystemC = UVM implemented in SystemC/C++



Why UVM in SystemC/C++?

- Strong need for a system-level verification methodology for embedded systems which include HW/SW and AMS functions
 - SystemC is the recognized standard for system-level design, and needs to be extended with advanced verification concepts
 - SystemCAMS available to cover the AMS verification needs
- Vision: Reuse tests and test benches across verification (simulation) and validation (HW prototyping) platforms
 - This requires a portable language like C++ to run tests on HW prototypes and even measurement equipment
 - Enabling Hardware-in-the-Loop (HiL) simulation or Rapid Control Prototyping (RCP)
- Benefit from proven standards and reference implementations
 - Leverage from existing methodology standards and reference implementations, aligned with best practices in verification




UVM-SystemC overview

UVM-SystemC functionality	Status
Test bench creation with component classes: agent, sequencer, driver, monitor, scoreboard, etc.	
Test creation with test, (virtual) sequences, etc.	
Configuration and factory mechanism	
Phasing and objections	
Policies to print, compare, pack, unpack, etc.	
Messaging and reporting	
Register abstraction layer and callbacks	development
Coverage groups	development
Constrained randomization	SCV or CRAVE




UVM layered architecture





UVM-SystemC phasing




- UVM phases are mapped on the SystemC phases
- UVM-SystemC supports the 9 common phases and the (optional) refined runtime phases
- Completion of a runtime phase happens as soon as there are no objections (anymore) to proceed to the next phase



UVM agent

- Component responsible for driving and monitoring the DUT
- Typically contains three components
 - Sequencer
 - Driver
 - Monitor
- Can contain analysis functionality for basic coverage and checking
- Possible configurations
 - Active agent: sequencer and driver are enabled
 - Passive agent: only monitors signals (sequencer and driver are disabled)
- C++ base class: uvm_agent






UVM-SystemC agent

```
class vip agent : public uvm agent
                                            Dedicated base class to
                                                                                   agent
                                            distinguish agents from
public:
                                                                           trans
                                            other component types
  vip sequencer<vip trans>* sequencer;
 vip driver<vip trans>*
                              driver;
                                                                        sequencer
  vip monitor*
                              monitor;
                                          Registers the object
                                                                                         i analy
                                                                        seq_item_export
  UVM COMPONENT UTILS(vip agent)
                                             in the factory
  vip agent( uvm name name )
                                                                         seg item port
                                                                                        item collected port
  : uvm agent( name ), sequencer(0), driver(0), monitor(0) {}
                                                        Children are
                                                                           driver
                                                                                          monitor
  virtual void build phase( uvm phase& phase )
                                                       instantiated in
                                                      the build phase
                                                                             vif
    uvm_agent::build_phase(phase);
                                             Essential call to base class to
    if ( get_is_active() == UVM_ACTIVE )
                                            access properties of the agent
      sequencer = vip sequencer<vip trans>::type_id::create("sequencer", this);
      assert(sequencer);
      driver = vip driver<vip trans>::type_id::create("driver", this);
      assert(driver);
                                                                     Call to the factory which creates and
                                                                   instantiates this component dynamically
    monitor = vip monitor::type_id::create("monitor", this);
    assert(monitor);
```



UVM-SystemC agent

```
virtual void connect_phase( uvm_phase& phase )
{
   if ( get_is_active() == UVM_ACTIVE )
   {
      // connect sequencer to driver
      driver->seq_item_port.connect(sequencer->seq_item_export);
   }
};
Only the connection between sequencer
```




Only the connection between sequencer and driver is made here. Connection of driver and monitor to the DUT is done via the configuration mechanism



UVM verification component

- A UVM verification component (UVC) is an environment which consists of one or more cooperating agents
- UVCs or agents may set or get configuration parameters
- An independent test sequence is processed by the driver via a sequencer
- Each verification component is connected to the DUT using a dedicated interface
- C++ base class: uvm_env





UVM verification component


```
A UVC is considered as a
                                                                   UVM verification component
class vip uvc : public uvm env -
                                        sub-environment in large
                                                                   (env)
                                                                                        config
                                        system-level environments
 public:
                                                                        sec
  vip agent* agent;
                                                                                agent
                                                                         trans
  UVM COMPONENT UTILS(vip uvc);
  vip uvc( uvm_name name )
                                                                     sequencer
  : uvm_env( name ), agent(0) {}
                                                                     seq_item_export
  virtual void build_phase( uvm_phase& phase )
    uvm env::build phase(phase);
                                                                      seq_item_port
                                                                                     item_collected_po
    agent = vip agent::type id::create("agent", this);
                                                                        driver
                                                                                      monitor
    assert(agent);
};
```


In this example, the UVM verification component (UVC)
contains only one agent. In practice, more agents are likely to
be instantiated



UVM sequences

- Sequences are part of the test scenario and define streams of transactions
- The properties (or attributes) of a transaction are captured in a sequence item
- Sequences are <u>not</u> part of the test bench hierarchy, but are mapped onto one or more sequencers
- Sequences can be layered, hierarchical or virtual, and may contain multiple sequences or sequence items
- Sequences and transactions can be configured via the factory







UVM-SystemC sequence item

print, pack, unpack, copy and compare the data items (there are no field macros in UVM-SystemC)

```
sea
                                                                                  agent
class vip_trans : public uvm_sequence item
                                                    Transaction
                                                                          trans
                                                    defined as
 public:
                                                   sequence item
                      User-defined data items
  int addr;
                                                                       sequencer
                       (randomization can be
  int data:
  bus op t op;
                     done using SCV or CRAVE)
                                                                       seq_item_export
  UVM_OBJECT_UTILS(vip trans);
                                                                        seg item port
                                                                                      item_collected_por
  vip trans( const std::string& name = "vip trans" )
  : addr(0x0), data(0x0), op(BUS READ) {}
                                                                         driver
  virtual void do print( uvm printer& printer ) const { ... }
  virtual void do pack( uvm packer& packer ) const { ... }
  virtual void do unpack( uvm packer& packer ) { ... }
  virtual void do copy( const uvm object* rhs ) { ... }
  virtual bool do compare( const uvm object* rhs ) const { ... }
};
                                  A sequence item should implement
                                 all elementary member functions to
```

monitor




UVM-SystemC sequence

```
seq
template <typename REQ = uvm_sequence_item, typename RSP = REQ>
                                                                                   agent
class sequence : public uvm sequence < REQ, RSP>
                                                                           trans
 public:
  sequence( const std::string& name )
                                              Factory registration
                                                                        sequencer
    : uvm_sequence<REQ,RSP>( name ) {}
                                           supports template classes
                                                                        seq_item_export
  UVM OBJECT PARAM UTILS(sequence<REQ,RSP>);
                                            Raise objection if there is
  virtual void pre body() {
                                              no parent sequence
                                                                         seq_item_port
                                                                                        item_collected_por
    if ( starting_phase != NULL
      starting phase->raise objection(this);
                                                                           driver
                                                                                          monitor
                                      A sequence contains a request
  virtual void body() {
                                      and (optional) response, both
    REQ* req;
                                        defined as sequence item
    RSP* rsp;
                                       Compatibility layer to SCV or
    start item(req);
                                         CRAVE not yet available
    // req->randomize();
    finish item(req);
                                         Optional: get response
    get response(rsp);
  virtual void post body() {
    if ( starting_phase != NULL ) starting_phase->drop_objection(this);
};
```



UVM environment (test bench)

- A test bench is the environment which instantiates and configures the UVCs, scoreboard, and (optional) virtual sequencer
- The test bench connects
 - Agent sequencer(s) in each UVC with the virtual sequencer (if defined)
 - Monitor analysis port(s) in each UVC with the scoreboard subscriber(s)
 - Note: The driver and monitor in each agent connect to the DUT using the interface stored in the configuration database
- C++ base class: uvm_env





UVM-SystemC test bench

```
class testbench : public uvm env
                                        All components in the
                                                                    Testbench (env)
                                                                                           config
 public:
                                          test bench will be
  vip uvc*
                  uvc1;
                                                                                    scoreboard
                                         dynamically instan-
  vip uvc*
                  uvc2;
                                                                      virtual
                                                                                Subscr
                                         tiated so they can be
                                                                                             Subscr
  virt sequencer* virtual sequencer;
                                                                                       eval
                                                                    sequencer
  scoreboard*
                   scoreboard1;
                                         overidden by the test
                                              if needed
  UVM_COMPONENT_UTILS(testbench);
                                                                                      UVC2 (env)
                                                                     UVC1 (env)
  testbench( uvm name name )
                                                                        agent
                                                                                         agent
  : uvm env( name ), uvc1(0), uvc2(0),
                                                                      Sqr | conf
                                                                                        Sqr | conf
    virtual sequencer(0), scoreboard1(0) {}
                                                                           Mon
                                                                                        Drv
  virtual void build phase( uvm phase& phase )
    uvm env::build phase(phase);
    uvc1 = vip uvc::type id::create("uvc1", this);
    assert(uvc1);
    uvc2 = vip uvc::type_id::create("uvc2", this);
    assert(uvc2);
                                                                 Definition of active or
    set config int("uvc1.*", "is active", UVM ACTIVE);
    set_config_int("uvc2.*", "is_active", UVM_PASSIVE);
                                                                     passive UVCs
    . . .
```




UVM-SystemC test bench

```
Testbench (env)
                                                                                           config
    virtual sequencer = virt sequencer::type_id::create(
                                                                                   scoreboard
                           "virtual sequencer", this);
                                                                     virtual
                                                                                Subscr
                                                                                             Subscr
    assert(virtual sequencer);
                                                                                       eval
                                                                    sequencer
    scoreboard1 =
      scoreboard::type id::create("scoreboard1", this);
                                                                    UVC1 (env)
                                                                                      UVC2 (env)
    assert(scoreboard1);
                                         Virtual sequencer points
                                                                       agent
                                                                                         agent
                                            to UVC sequencer
                                                                      Sqr | conf
                                                                                       Sgr
                                                                                          conf
  virtual void connect_phase( uvm_phase& phase )
                                                                           Mon
                                                                                       Drv
    virtual sequencer->vip seqr = uvc1->agent->sequencer;
    uvc1->agent->monitor->item collected port.connect(
      scoreboard1->xmt listener imp);
    uvc2->agent->monitor->item collected port.connect(
      scoreboard1->rcv listener imp);
                                       Analysis ports of the
                                      monitors are connected
};
                                         to the scoreboard
                                       subscribers (listeners)
```



UVM test

- Each UVM test is defined as a dedicated C++ test class, which instantiates the test bench and defines the test sequence(s)
- Reuse of tests and topologies is possible by deriving tests from a test base class
- The UVM configuration and factory concept can be used to configure or override UVM components, sequences or sequence items
- C++ base class: uvm_test






UVM-SystemC test

```
default
class test : public uvm test
                                                                                             config
                                                                 Test
                                    Specific class to identify the
                                                                             sequence
                                    test objects for execution in
 public:
                                       the sc main program
                                                                    Testbench (env)
                                                                                             config
  testbench* tb:
  bool test pass;
                                                                                     scoreboard
                                                                      virtual
  test( uvm name name ) : uvm test( name ),
                                                                                 Subscr
                                                                                              Subscr
    tb(0), test pass(true) {}
                                                                     sequencer
                                                                                       model
                                           The test instantiates
  UVM COMPONENT UTILS(test);
                                          the required test bench
                                                                     UVC1 (env)
                                                                                       UVC2 (env)
  virtual void build phase( uvm phase& phase )
                                                                        agent
                                                                                          agent
    uvm test::build phase(phase);
                                                                            conf
                                                                                              conf
                                                                       Sgr
    tb = testbench::type id::create("tb", this);
    assert(tb);
                                                                       Dry Mon
                                                                                        Drv
                                                                                             Mon
    uvm config db<uvm object wrapper*>::set( this,
                                                                 Configuration of the default sequence,
     tb.uvc1.agent.sequencer.run phase", "default sequence",
     vip sequence<vip trans>::type id::get());
                                                                     which will be executed on the
                                                                    sequencer of the agent in UVC1
    set type override by type( vip driver<vip trans>::get type(),
      new driver<vip trans>::get_type() );
                                                          Factory method to override the
                                                          original driver with a new driver
```




UVM-SystemC test





The main program (top-level)


- The top-level (e.g. sc_main) contains the test(s) and the DUT
- The interface to which the DUT is connected is stored in the configuration database, so it can be used by the UVCs to connect to the DUT
- The test to be executed is either defined by the test class instantiation or by the argument of the member function run_test





The main program


```
int sc main(int, char*[])
                                           Instantiate
                                          the DUT and
                                           interfaces
  dut* my dut = new dut("my dut");
  vip if* vif uvc1 = new vip if;
  vip if* vif uvc2 = new vip if;
                                        register interface
                                     using the configuration
                                            database
  uvm config db<vip if*>::set(0, "*.uvc1.*",
                                "vif", vif_uvc1);
  uvm_config_db<vip_if*>::set(0, "*.uvc2.*",
                                 "vif", vif uvc2);
  my dut->in(vif uvc1->sig a);
                                          Connect DUT to
  my dut->out(vif uvc2->sig a);
                                           the interface
  run_test("test");
                              Register the test to be
  sc_start();
                              executed. This function
                                 also dynamically
  return 0;
                              instantiates the test if
                                given as argument
```





Contribution to Accellera

- Objective: seek further industry support and standardization of UVM in SystemC
- UVM-SystemC contribution to Accellera Verification WG
 - UVM-SystemC Language Reference
 Manual (LRM)
 - UVM-SystemC Proof-of-Concept implementation, released under Apache 2.0 license
- Align with SCV and Multi-Language requirements and future developments





Summary and outlook

- Universal Verification Methodology created in SystemC/C++
 - Fully compliant with UVM standard
 - Target is to make all essential features of UVM available in SystemC/C++
 - UVM-SystemClanguage definition and proof-of-concept implementation contributed to Accellera Systems Initiative
- Ongoing developments
 - Extend UVM-SystemC with constrained randomization capabilities using SystemC Verification Library (SCV) or CRAVE
 - Introduction of assertions and functional coverage features
 - Add register abstraction layer and callback mechanism
 - Introduce SystemC-AMS to support AMS system-level verification



Acknowledgements


 The development of the UVM-SystemC methodology and library has been supported by the European Commission as part of the Seventh Framework Programme (FP7) for Research and Technological Development in the project 'VERIFICATION' FOR HETEROGENOUS RELIABLE DESIGN AND INTEGRATION' (VERDI).

The research leading to these results has received funding from the European Commission under grand agreement No 287562.



HOW STANDARDS PROLIFERATE: (SEE: A/C CHARGERS, CHARACTER ENCODINGS, INSTANT MESSAGING, ETC.)

SITUATION: THERE ARE 14 COMPETING STANDARDS.



SITUATION: THERE ARE 15 COMPETING STANDARDS.

500N:

 $xkcd \cdot com$