Re: rob_p1 And Ben_P1

Subject: Re: rob_p1 And Ben_P1
From: Jim Lewis (jim@synthworks.com)
Date: Sun Oct 06 2002 - 08:29:11 PDT

Next message: Rob Anderson: "Re: Proposal Rob_P1, => Rob_P2"
Previous message: David Bishop: "Re: Proposal Rob_P1, => Rob_P2"
In reply to: VhdlCohen@aol.com: "Re: rob_p1 And Ben_P1"
Reply: Jim Lewis: "Re: rob_p1 And Ben_P1"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

> Is there any reason as to why we can't also move the contents of package
> reduce_Pack to std_logic_1164?
Reduction operators for std_logic_vector and std_ulogic_vector are already
proposed for std_logic_1164.

Reduction operators for SIGNED and UNSIGNED can only go in numeric_std.

Jim

-- 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Jim Lewis                        
Director of Training             mailto:Jim@SynthWorks.com
SynthWorks Design Inc.           http://www.SynthWorks.com
1-503-590-4787
Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Next message: Rob Anderson: "Re: Proposal Rob_P1, => Rob_P2"
Previous message: David Bishop: "Re: Proposal Rob_P1, => Rob_P2"
In reply to: VhdlCohen@aol.com: "Re: rob_p1 And Ben_P1"
Reply: Jim Lewis: "Re: rob_p1 And Ben_P1"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Sun Oct 06 2002 - 08:32:08 PDT