Standard Delay Format Specification

Version 2.1

February 1994

Open Verilog International
## Contents

### 1 Introduction

- **Introduction** ........................................... 1-1
  - Introduction to Version 2.1 ............................ 1-1
  - Published by OVI ....................................... 1-2

- **Acknowledgements** .................................... 1-3

- **Version History** ...................................... 1-4
  - Version 2.0 - June, 1993 ............................... 1-4
  - Version 2.1 - February, 1994 ........................... 1-4

### 2 SDF in the Design Process

- **SDF in the Design Process** .......................... 2-1
  - Sharing of Timing Data ................................ 2-1
  - Using Multiple SDF Files in One Design ............... 2-1
  - Timing Data and Constraints .......................... 2-1

- **Back-Annotation of Timing Data for Design Analysis** 2-2
  - The Timing Calculator ................................ 2-2
  - The Annotator ......................................... 2-3
  - Consistency Between SDF File and Design Description .................................................. 2-4
  - Consistency Between SDF File and Timing Models ....................................................... 2-4

- **Forward-Annotation of Timing Constraints for Design Synthesis** 2-5

- **Timing Models Supported by SDF** .................... 2-7
  - Modeling Circuit Delays ............................... 2-7
  - Modeling Output Pulse Propagation .................... 2-7
  - Modeling Timing Checks ................................. 2-8
  - Modeling Interconnect Delays ......................... 2-8
  - Using “Internal” Nodes ................................ 2-8

### 3 Using the Standard Delay Format

- **SDF File Content** ....................................... 3-1

- **Header Section** ....................................... 3-2
  - SDF Version Entry ..................................... 3-2
  - Design Name Entry ..................................... 3-3
  - Date Entry ............................................ 3-3
  - Vendor Entry .......................................... 3-3
  - Program Name Entry .................................... 3-4
  - Program Version Entry ................................ 3-4
Hierarchy Divider Entry .......................... 3-4
Voltage Entry ..................................... 3-4
Process Entry .................................... 3-5
Temperature Entry ................................ 3-5
Timescale Entry .................................. 3-6

Cell Entries ..................................... 3-7
Cell Type Entry ................................... 3-7
Cell Instance Entry ................................ 3-8
Correlation Entry .................................. 3-10
Timing Specifications ............................. 3-12

Delay Entries .................................... 3-14
PATHPULSE ....................................... 3-14
GLOBALPATHPULSE ................................. 3-15
ABSOLUTE Delays .................................. 3-16
INCREMENT Delays .................................. 3-16
Delay Definition Entries ............................ 3-17
Specifying Delay Values ............................. 3-17
Input/Output Path Delays ............................ 3-18
Conditional Path Delays ............................. 3-19
Port Delays ........................................ 3-20
Interconnect Delays ................................ 3-20
Net Delays .......................................... 3-21
Device Delays ...................................... 3-22

Timing Check Entries ............................. 3-24
Timing Checks ...................................... 3-24
Conditional Timing Checks .......................... 3-25
Edge Specifications ................................ 3-25
Specifying Timing Check Limit Values ............. 3-26
Setup Timing Check .................................. 3-26
Hold Timing Check ................................... 3-26
SetupHold Timing Check .............................. 3-27
Recovery Timing Check ............................... 3-27
Skew Timing Check .................................. 3-28
Width Timing Check .................................. 3-29
Period Timing Check ................................ 3-29
No Change Timing Check .............................. 3-30

Constraints ........................................ 3-31
Path Constraint ..................................... 3-31
Path Sum Constraint ................................. 3-31
Path Diff Constraint ................................ 3-32
Path Skew Constraint ............................... 3-32
4 Syntax of SDF

SDF File Characters  ............................................................... 4-1
  SDF Characters ......................................................... 4-1
  Comments ................................................................. 4-1
Syntax Conventions .............................................................. 4-2
  Notation ................................................................. 4-2
  Variables ................................................................. 4-2
SDF File Syntax ................................................................. 4-4
  Cell Entries ............................................................. 4-5
  Timing Specifications .................................................. 4-5
  Data Values .............................................................. 4-7
  Conditions for Path Delays .......................................... 4-8
  Conditions for Timing Checks ........................................ 4-8
  Constants for Expressions ........................................... 4-8
  Operators for Expressions ............................................ 4-9
  Operation of SDF Equality Operators .............................. 4-10
  Precedence Rules of SDF Operators ................................ 4-10

5 SDF File Examples

SDF File Example 1 ............................................................. 5-1
SDF File Example 2 ............................................................. 5-3
SDF File Example 3 ............................................................. 5-5
SDF File Example 4 ............................................................. 5-6

6 Delay Model Recommendation

Introduction ................................................................. 6-1
The Delay Model ............................................................. 6-2
  Timing Objects .......................................................... 6-2
  Rules ................................................................. 6-3
  Proposal for Version 3.0 ............................................ 6-4
Introduction

Introduction
Acknowledgements
Version History
The Standard Delay Format (SDF) file stores the timing data generated by EDA tools for use at any stage in the design process. The data in the SDF file is represented in a tool-independent way and can include:

- Delays: module path, device, interconnect, and port
- Timing checks: setup, hold, recovery, skew, width, and period
- Timing constraints: path and skew
- Incremental and absolute delays
- Conditional and unconditional module path delays and timing checks
- Design/instance-specific or type/library-specific data
- Scaling, environmental, and technology parameters

Throughout a design process, you can use several different SDF files. Some of these files can contain pre-layout timing data. Others can contain path constraint or post-layout timing data.

The name of each SDF file is determined by the EDA tool. There are no conventions for naming SDF files.

Although the Version 2.1 SDF Specification document is substantially different from Version 2.0, the file format itself has undergone only minor changes. The major thrust of this new version has been the removal of inconsistencies and sources of possible confusion in the document. To this end, the discussion of the semantics of SDF constructs has been greatly expanded. The formal description of the language syntax has been streamlined and consolidated in a single chapter. Some of the BNF symbols have been changed to reflect their definition rather than their use and make them easier to remember. It is very unlikely that producers or consumers of SDF will find that they have much to do in moving from SDF 2.0 to 2.1.
Introduction

OVI has developed this SDF specification to enable accurate and unambiguous transfer of delay data between tools that require timing. **All parties utilizing the SDF should interpret and manipulate delay data according to this specification.** The specification will be provided free of charge to all interested members of OVI. ASIC Vendors and 3rd party tool suppliers that desire copies of the SDF specification should request it from the OVI headquarters. Please direct your requests to:

**Lynn Horobin**  
**Open Verilog International**  
**15466 Los Gatos Blvd., Suite 109-071,**  
**Los Gatos, CA 95032**

**Tel:** (408) 353-8899  
**Fax:** (408) 353-8869  
**internet e-mail:** ovi@netcom.com

_Open Verilog International makes no warranties whatsoever with respect to the completeness, accuracy, or applicability of the information in this document to a user’s requirements._

_Open Verilog International reserves the right to make changes to the Standard Delay Format Specification at any time without notice._

_Open Verilog International does not endorse any particular CAE tool that is based on the Verilog hardware description language._
The OVI Logic Modeling Technical SubCommittee acknowledges the individual and team efforts invested in establishing this version of the SDF specification:

John Busco (Toshiba/Vertex)
Irene Chang (Mitsubishi)
Shir-Shen Chang (Synopsys)
Graham Davies (Viewlogic)
Paul Duvoisin (Texas Instruments)
Brian Erickson (Compaq)
Gary Gasper (Texas Instruments)
Vassilios Gerousis (Motorola)
Anling Hsu (Cadence)
Hector Lai (Quad Design)
Jimmy Lin (Fujitsu)
Ashena Massoumi (Actel)
Mike Murray (Acuson)
Ying-li Ren (Lattice)
Paul Traynar (Nextwave)
Susan Wong (Mitsubishi)
James Wu (Cadence)
Version History

Version 2.0 - June, 1993

■ The keywords, USERDEF and INCLUDE, which were in version 1.0, are no longer supported by OVI SDF 2.0.
■ Hierarchy divider character restricted to period (.) or slash (/).
■ Use of COND keyword with timing checks revised and timing_check_condition restricted for correspondence with the Verilog language.
■ CORRELATION construct added to CELL.
■ C and C++ style comments now allowed in SDF files.
■ Alterations to all examples of the RECOVERY timing check, unfortunately resulting in them being incorrect in version 2.0 of the specification, see version 2.1, below.
■ WIDTH and PERIOD construct descriptions corrected - width and period timing checks are for minimum allowable pulse width and period, not maximum.
■ All delay constructs (IOPATH, DEVICE, PORT, INTERCONNECT and NETDELAY) changed to permit negative values instead of only positive, value changed to rvalue in formal syntax descriptions involving these keywords.
■ Corrections to TIMINGCHECK entries in Example 2 of Section 2.
■ Other minor changes to descriptive text.

Version 2.1 - February, 1994

■ Formal syntax description consolidated in new chapter, BNF symbols value and exp_list deleted, absvals and incvals both replaced by del_def, some symbols changed for more intuitive reading, other minor corrections and reorganizations.
■ The SDFVERSION entry in the header is now required. Other entries in the header are still optional, but, if present, must now contain data (i.e. “empty” entries such as (DESIGN ) are no longer allowed).
■ The use of the wildcard instance specification restricted to cells at the ASIC physical primitive level, no longer allowed in PATH or port_path.
■ Description of CORRELATION entry expanded and syntax revised to avoid possible confusion with “min:typ:max” triples.
■ CELL entries may now have zero or more timingspecs (previously one or more), allowing CELL entries to carry a CORRELATION entry without other timing data.
■ The option to provide a single value or a “min:typ:max” triple has been made available uniformly to all constructs. However, it is now prohibited to mix single values and triples in the same SDF file.
■ The semantics of delay values (rvalues) in an rvalue_list (formerly rvalue) has been defined for lists of length 1, 2, 3, 6 or 12. Provision is made for omitting rvalues from the ends of lists of 6 and 12. Any rvalue can be null.
■ PATHPULSE and GLOBALPATHPULSE changed to allow specification of both ports of a path or neither, the latter applying to all paths across the cell.
■ Improved description of use of port_instance specification in DEVICE entries to apply delays to paths ending at a particular output port.
■ timing_check_condition now allows only ~ and ! operators to be applied to scalar_ports rather than the full set of UNARY_OPERATORs.
■ WIDTH and PERIOD entries restricted to have only non-negative values, formal syntax definition changed to reflect this.
■ Improved description of RECOVERY timing check and correction of all examples (asynchronous control signal port reference comes before clock port reference).
■ Description of DIFF entry corrected to agree with formal syntax description; only two paths are permitted, not more. SUM and DIFF now allow two data values to differentiate rise and fall delays. Since only positive values make sense for the DIFF constraint, this is now enforced by the syntax.
■ Improved description of SKEWCONSTRAINT construct. Since only positive values make sense for this constraint, this is now enforced by the syntax.
■ Proposal for SDF version 3.0 revised.
■ Other extensions and changes to descriptive text.
Version History
SDF in the Design Process

SDF in the Design Process
Back-Annotation of Timing Data for Design Analysis
Forward-Annotation of Timing Constraints for Design Synthesis
Timing Models Supported by SDF
SDF in the Design Process

Sharing of Timing Data

By accessing an SDF file, EDA tools are assured of consistent, accurate, and up-to-date data. This means that EDA tools can use data created by other tools as input to their own processes. Sharing data in this way, layout tools can use design constraints identified during timing analysis, and simulation tools can use the postlayout delay data.

The EDA tools create, read (to update their design), and write to SDF files.

Using Multiple SDF Files in One Design

SDF files support hierarchical timing annotation. A design hierarchy might include several different ASICs (and/or cells or blocks within ASICs), each with its own SDF file, see Figure 1.

Timing Data and Constraints

SDF contains constructs for the description of computed timing data for back-annotation and the specification of timing constraints for forward-annotation. There is no restriction on using both sets of constructs in the same file. Indeed, some design synthesis tools (such as floorplanning) may need access to computed timing data as well as the timing constraints they are intended to meet.

The following sections discuss the use of SDF for back- and forward-annotation of timing information.
Back-Annotation of Timing Data for Design Analysis

Figure 2 shows the use of SDF in back-annotating timing data to an analysis tool. An advantage of this approach is that once an SDF file has been created for a design, all analysis and verification tools can access the same timing data, which ensures consistency. Note, however, that different tools may have different restrictions in the way in which they use the data in an SDF file. For example, static timing analysis tools may be able to take into account path delays which have a negative value, whereas dynamic timing simulation tools may have to interpret such negative delays as zero. Thus, although by using SDF the timing data used by each tool is the same, differences in tool capabilities may nevertheless result in small differences in analysis results.

Figure 2  SDF Files in Timing Back-Annotation

A timing calculator tool is responsible for generating the SDF file. To do this, it will examine the specific design for which it has been instructed to calculate timing data. In the figure, this is illustrated by the arrow from the design description (netlist). The timing calculator must locate, within the
design, each region for which a timing model exists and calculate values for the parameters of that timing model. Strategies for doing this vary from technology to technology, but an example would be the location of each occurrence of a physical primitive from an ASIC library and the calculation of its timing properties at its boundary (pin-to-pin timing). Knowledge of the timing models may be obtained by accessing them directly (not shown) or may be built into the timing calculator and/or cell characterization data.

As the timing characteristics of ASICs are strongly influenced by interconnect effects, the figure shows the timing calculator using estimation rules (pre-layout) or actual interconnect data (post-layout). Thus, SDF is suitable for both pre-layout and post-layout application.

The timing data for the design is written by the timing calculator into the SDF file. SDF imposes no restrictions on the precision to which the data is represented. Therefore, the accuracy of the data in the SDF file will be dependent on the accuracy of the timing calculator and the information made available to it, such as pre-layout interconnect estimation methods or post-layout interconnect data extracted from the device topology.

The SDF file is brought into the analysis tool through an annotator. The job of the annotator is to match data in the SDF file with the design description and the timing models. Each region in the design identified in the SDF file must be located and its timing model found. Data in the SDF file for this region must be applied to the appropriate parameters of the timing model.

The annotator may be instructed to apply the data in the SDF file to a specific region of the design, other than at the top level of the design hierarchy. In this case, it will search for regions identified in the SDF file starting at this point in the hierarchy. The file must clearly have been prepared with this in mind, otherwise the annotator will be unable to match what it finds in the file with the design viewed from this point. The foregoing implies that the annotator must have access to the design description and the timing models. Frequently, this will be via the internal representations maintained by the analysis tool. The annotator will then be a part of the tool. As an alternative, the annotator may operate independently of the analysis tool and convert the data in the SDF file into a format suitable for the tool to read directly. If such an annotator is unable to match the SDF file to the design description and the timing models, then the effect of inconsistencies may be unpredictable. Also, certain constructs of SDF cannot be supported without access to the design description (for example, wildcard cell instance specifications).
An SDF file contains timing data for a specific design. The contents of the file identifies regions of the design and provides timing data that applies to the timing properties of that region. The analysis tool or annotator cannot operate if the regions identified in the SDF file do not correspond exactly with the design description. Therefore, changes to the design generally require the timing calculator to be re-run and a new SDF file to be written.

Of equal importance to the logic of the design is the naming of design objects. Even if the same cells are present and are connected in the same way, annotation cannot operate if the names by which these cells and nets are known differ in the SDF file and design description. The naming of objects must be consistent in these two places.

During annotation, inconsistencies between the SDF file and the design description are considered fatal errors.

An SDF file contains only timing data. It does not contain instructions to the analysis tool as to how to model the timing properties of the design. The SDF keywords and constructs which surround the data in the file describe the timing relationships between elements in the design only so that the data can be identified by the annotator and applied to the timing model in the correct way. It is assumed that the timing models used by the design are described to the analysis tool by some means other than the SDF file. Thus, when using SDF, it is crucial that the data in the SDF file is consistent with the timing models. For example, if the SDF file identifies an occurrence of a 2-input NAND gate ASIC library cell in the design and states that the input-output path delay from the A input to the Y output is 0.34ns, then it is imperative that the timing model for this cell should have an input port A, an output port Y and that the cell’s delays are described in terms of pin-to-pin delays (as opposed, for example, to distributed delays or a single all-inputs-to-the-output delay).

Some analysis tools and their annotators can extend the timing models in certain ways. Specifically, an interconnect timing model is often not explicitly stated in the cell timing models or in the design description. The tool and/or annotator conspire to add this information when the design and timing are loaded or merged in the tool. In this case, the SDF file will contain data that has no obvious “place to go” in the models. Nevertheless, the data must be consistent with the tool’s capabilities to model circuit timing using that data. For example, if you describe interconnect timing in the SDF file in a point-to-point fashion, but the analysis tool can only represent interconnect timing as delay at cell inputs, then the tool may reject this data or perform a mapping to input delays, possibly losing information in the process.

During annotation, inconsistencies between the SDF file and the timing models are considered errors.
Forward-Annotation of Timing Constraints for Design Synthesis

In addition to the back-annotation of timing data for analysis, SDF supports the forward-annotation of timing constraints to design synthesis tools. (Here, we use the term “synthesis” in its broad sense of construction, thus including not only logic synthesis, but floorplanning, layout and routing.) Timing constraints are “requirements” for the design’s overall timing properties, often modified and broken down by previous steps in the design process. Figure 3 shows a typical scenario of SDF in a design synthesis environment.

For example, the initial requirement might be that the primary clock should run at 50MHz. A static timing analysis of the design might identify the critical paths and the available “slack” time on these paths and pass constraints for these paths to the floorplanning, layout and routing (physical synthesis) tools so that the final design is not degraded beyond the requirement. Alternatively, if after layout and routing, the requirement cannot be met, constraints for the problem paths might be constructed and passed back to a logic synthesis tool so that it can “try again” and leave more slack for physical synthesis.

Constraints may also be originated by an analysis tool alone. Consider a synchronous system in which the clock distribution system is to be synthesized. A static timing analysis may be able to determine the
maximum permissible skew over the distribution network and provide this as a constraint to clock synthesis. In turn, this tool may break down the skew constraint into individual path constraints and forward this to physical synthesis.

Note: the term “timing constraint” is also in use to describe what in SDF are called timing checks. When viewed as statements of the form “this condition must be met or the circuit won’t work”, they are indeed the same. Perhaps the only distinction is that timing checks are applied to an analysis tool, which is only in a position to check to see if they are met and indicate a violation if they are not, whereas constraints are applied to a synthesis tool, which may adapt its operation to ensure that the specified condition is met.

In this specification, we use “timing check” to mean a test that an analysis tool performs to make sure that a circuit, as presently constructed, will operate reliably. We use “timing constraint” or “constraint” to mean a restriction on the timing properties of a design that we specify to a tool that is going to construct or modify some aspect of the design (e.g. logic, layout or routing).
Timing Models Supported by SDF

The importance of the consistency of an SDF file with the timing models has been stressed above. SDF provides a variety of ways in which the timing of a circuit can be described, allowing considerable flexibility in the design of the timing models. This section describes some modeling methodologies supported by SDF and establishes a consistent terminology that we will use later in describing SDF itself.

SDF supports both a pin-to-pin and a distributed delay modeling style. A pin-to-pin modeling style is generally one in which each physical primitive cell in an ASIC library has its timing properties described at its boundary, i.e. with direct reference only to the ports of the cell. The timing model is frequently distinct from the functional part of the model and has the appearance of a “shell”, intercepting transitions entering and leaving the functional model and applying appropriate delays to output transitions. The SDF IOPATH construct is intended to apply delay data to input-to-output path delays across cells described in this way. The COND construct allows any path delay to be made conditional, that is, its value applies only when the specified condition is true. This allows for state-dependency of path delays where the path appears more than once in the timing model with conditions to identify the circuit state when it applies.

A distributed modeling style is generally one in which the timing properties of the cell are embedded in the description of the cell as a network of modeling primitives. The primitives provided by analysis tools such as simulators and timing analyzers usually have simple timing capabilities built into them, such as the ability to delay an output signal transition. The delay properties of the cell are constructed by the careful arrangement of modeling primitives and their delays. The SDF DEVICE construct is intended to apply delay data to modeling primitives in distributed delay models.

SDF supports the specification of how short pulses propagate to the output of a cell described using a pin-to-pin delay model. A limit can be established for the shortest pulse that will affect the output and a larger limit can be established for the shortest pulse that will appear with its true logical value, rather than appearing as a “glitch” to the unknown state. The SDF PATHPULSE construct allows these limits to be specified as time values. The SDF GLOBALPATHPULSE construct allows these limits to be specified as percentages of the path delay.
SDF supports setup, hold, recovery, maximum skew, minimum pulse width, minimum period and no-change timing checks. These can be specified at external ports of a cell for physical primitives described using a pin-to-pin timing model. Timing checks can also reference signals that are internal to the cell model, such as in a distributed timing model. Negative values are permitted on timing checks where this is meaningful, although analysis tools that cannot use negative values may substitute a value of zero. The SDF COND construct allows conditional timing checks to be specified.

SDF supports three styles of interconnect delay modeling.

The SDF INTERCONNECT construct allows interconnect delays to be specified on a point-to-point basis. This is the most general method of specifying interconnect delay.

The SDF PORT construct allows interconnect delays to be specified as equivalent delays occurring at cell input ports. This results in no loss of generality for wires/nets that have only one driver. However, for nets with more than one driver, it will not be possible to represent the exact delay over each driving-output-to-driven-input path using this construct. Note that for timing checks to operate correctly when interconnect is modeled in this way, the timing models must be constructed to apply the delay to the signal at input ports before they arrive at the timing checks.

The SDF NETDELAY construct allows all paths over a net to be given the same delay values. This is the least general of the methods available for specifying interconnect delay.

SDF allows ports to be specified which are not the external connections of an ASIC library physical primitive or a connection between levels in the design hierarchy. Such “internal nodes” may have no corresponding terminal or net in the physical design but may instead be artifacts of the way the timing and/or functional model is constructed. For specific tools, the use of internal nodes can increase the flexibility and accuracy of the models. However, because the annotator must be able to match data in the SDF file to the models, SDF files referencing internal nodes will not be portable to tools that do not share the same concept of internal nodes or have models constructed without or with different internal nodes.
Using the Standard Delay Format

SDF File Content
Header Section
Cell Entries
Delay Entries
Timing Check Entries
This chapter describes the content of an SDF file. For each part of the file, the purpose is discussed, the syntax is specified and an example is presented. A complete, formal definition of the file syntax is contained in a separate chapter. You may wish to refer to that chapter for precise definitions of some of the abbreviated syntax descriptions given here.

SDF files are ASCII text files. Every SDF file contains a header section followed by one or more cell entries.

Syntax

\[
\text{delay} \_\text{file} ::= ( \text{DELAYFILE} \ \text{sd}_f\text{header} \ \text{cell}+)\]

The header section, \text{sd}_f\text{header}, contains information relevant to the entire file such as the design name, tool used to generate the SDF file, parameters used to identify the design and operating conditions, see “Header Section”. Each cell entry, \text{cell}, identifies part of the design (a “region”) and contains data for delays and timing checks or timing constraints, see “Cell Entries”.

Example

```
(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN  "my\_design")
  (DATE    "Jun 12, 1992 09:46")
  (VENDOR  "Southwestern ASIC")
  (PROGRAM "Fast program")
  (VERSION "1.2a")
  (DIVIDER /)
  (VOLTAGE 5.5:5.0:4.5)
  (PROCESS "best:nom:worst")
  (TEMPERATURE -40:25:125)
  (TIMESCALE 100 ps)
  (CELL
    (CELLTYPE "DFF")
    (INSTANCE a/b/c)
    (DELAY
      (ABSOLUTE
        (IOPATH (posedge clk) q (2:3:4) (5:6:7))
        (PORT clr (2:3:4) (5:6:7))
      )
    )
  )
)
```

The header section of an SDF file contains information that relates to the file as a whole. Except for the SDF version, entries are optional, so that, in fact, it is possible to omit most of the header section. The syntax defines a strict order for header entries and those that are present must follow this order.

Most entries are for documentation purposes and do not affect the meaning of the data in the rest of the file. However, the SDF version, hierarchy divider and time scale entries will, if present, change the way in which the file is interpreted.

**Syntax**

```markdown
sdf_header ::= sdf_version design_name? date? vendor?
              program_name? program_version? hierarchy_divider?
              voltage? process? temperature? time_scale?
```

The SDF version entry identifies the version of the Standard Delay Format specification to which the file conforms.

**Syntax**

```markdown
sdf_version ::= ( SDFVERSION QSTRING )
```

QSTRING is a character string, in double quotes. The first sub-string within QSTRING that matches one of the strings “1.0”, “2.0” or “2.1”, etc., identifies the SDF version. Other characters before and after this sub-string are permitted and should be ignored by readers when determining the SDF version.

**Example**

```
(SDFVERSION “OVI 2.1”)
```

In this version of SDF, the SDF version entry and QSTRING are required. In OVI SDF Version 1.0, the entry was required, but the QSTRING itself could be omitted. In OVI SDF Version 2.0, both the entry and the QSTRING were optional. Pre-OVI versions of SDF do not allow an SDF version entry.

Writers of SDF files are recommended to include the SDF version entry, even in versions where it is optional. If this entry is present, the file should conform exactly to the syntax published for that SDF version.

Readers of SDF files may use the SDF version entry to adapt to the differences in file syntax between versions. If the file does not contain an SDF version entry, or one is present but the QSTRING field is blank, then
the operation of the reader with regard to syntax differences is undefined and unexpected errors may result if the reader cannot automatically adapt to the syntax of the SDF version used.

**Design Name Entry**

The design name entry allows you to record in the SDF file the name of the design to which the timing data in the file applies. It is for documentation purposes and does not affect the meaning of the data in the file.

**Syntax**

\[
\text{design_name} ::= (\text{DESIGN QSTRING})
\]

QSTRING is a name that identifies the design. Although this entry is not used by the annotator, it is recommended that, if it is included, it should be the name given to the top level of the design description. This is analogous to the **CELLTYPE** entry, and, in fact, the same name would be used in a cell entry for the entire design (for example, to carry all interconnect delay data). It should not be the instance name of the design in a test-bench; this would rather be used as part of the cell instance path in the **INSTANCE** entries for all cells.

**Date Entry**

The date entry allows you to record in the SDF file an indication of the currency of the data in the file. It is for documentation purposes and does not affect the meaning of the data in the file.

**Syntax**

\[
\text{date} ::= (\text{DATE QSTRING})
\]

QSTRING is a character string, in double quotes, that represents the date and/or time when the data in the SDF file was generated.

**Example**

\[(\text{DATE} "Friday, September 17, 1993 - 7:30 p.m."\)]

**Vendor Entry**

The vendor entry allows you to record in the SDF file the name of the company manufacturing the device to which the data in the file applies or who originated the program that created the file. It is for documentation purposes and does not affect the meaning of the data in the file.

**Syntax**

\[
\text{vendor} ::= (\text{VENDOR QSTRING})
\]

QSTRING is a character string, in double quotes, containing the name of the vendor whose tools generated the SDF file.

**Example**

\[(\text{VENDOR} "Acme Semiconductor")\]
Header Section

**Program Name Entry**
The program name entry allows you to record in the SDF file the name of the program that created the file. It is for documentation purposes and does not affect the meaning of the data in the file.

**Syntax**

\[
\text{program\_name ::= ( PROGRAM QSTRING )}
\]

QSTRING is a character string, in double quotes, containing the name of the program used to generate the SDF file.

**Example**

\[
\{\text{PROGRAM "timcalc"}\}
\]

**Program Version Entry**
The program version entry allows you to record in the SDF file the version of the program that created the file. It is for documentation purposes and does not affect the meaning of the data in the file.

**Syntax**

\[
\text{program\_version ::= ( VERSION QSTRING )}
\]

QSTRING is a character string, in double quotes, containing the program version number used to generate the SDF file.

**Example**

\[
\{\text{VERSION "version 1.3"}\}
\]

**Hierarchy Divider Entry**
The hierarchy divider entry specifies which of the two permissible characters are used in the file to separate elements of a hierarchical path.

**Syntax**

\[
\text{hierarchy\_divider ::= ( DIVIDER HCHAR )}
\]

HCHAR is either a period (.), or a slash (/). It should not be in quotes.

**Example**

\[
\{\text{DIVIDER /}\}
\]

\[
\ldots\ldots\\
\{\text{INSTANCE a/b/c}\}
\]

\[
\ldots\ldots
\]

In this example, the hierarchy divider is specified to be the slash (/) character and hierarchical paths use / (rather than .) to separate elements.

If the SDF file does not contain a hierarchy divider entry then the default hierarchy divider is the period (.).

**Voltage Entry**
The voltage entry allows you to record in the SDF file the operating voltage or voltages for which the data in the file was computed. It is for
documentation purposes and does not affect the meaning of the data in the SDF file.

**Syntax**

\[
\begin{align*}
\text{voltage} & \quad ::= ( \text{VOLTAGE } rtriple ) \\
& \quad \quad ||= ( \text{VOLTAGE } \text{RNUMBER} )
\end{align*}
\]

\(rtriple\) or RNUMBER indicates the operating voltage (in volts) at which the design timing was calculated or the constraints are to apply.

**Example**

\[(\text{VOLTAGE } 5.5:5.0:4.5)\]

Although this entry is not used by the annotator, it should be borne in mind that the order of delay and timing check limit values in \(triples\) is minimum:typical:maximum. Since minimum delays usually occur at the highest supply voltage, it is more consistent with the use of \(triples\) elsewhere in the file if the highest voltage is first in the voltage entry and the lowest voltage last.

**Process Entry**

The process entry allows you to record in the SDF file the process factor for which the data in the file was computed. It is for documentation purposes and does not affect the meaning of the data in the file.

**Syntax**

\[
\begin{align*}
\text{process} & \quad ::= ( \text{PROCESS } \text{QSTRING} )
\end{align*}
\]

\(\text{QSTRING}\) is a character string, in double quotes, which specifies the process operating envelope.

**Example**

\[(\text{PROCESS } \text{“best=0.65:nom=1.0:worst=1.8”})\]

**Temperature Entry**

The temperature entry allows you to record in the SDF file the operating temperature for which the data in the file was computed. It is for documentation purposes and does not affect the meaning of the data in the file.

**Syntax**

\[
\begin{align*}
\text{temperature} & \quad ::= ( \text{TEMPERATURE } rtriple ) \\
& \quad \quad ||= ( \text{TEMPERATURE } \text{RNUMBER} )
\end{align*}
\]

\(rtriple\) or RNUMBER indicates the operating ambient temperature(s) of the design in degrees Celsius (centigrade).

**Example**

\[(\text{TEMPERATURE } -25.0:25.0:85.0)\]
The timescale entry allows you to specify the units which you are using for all time values in the SDF file.

Syntax

\[
\text{time}_\text{scale} ::= (\text{TIMESCALE} \ \text{TSVALUE})
\]

TSVALUE is a number followed by a unit. The number can be 1, 10, 100, 1.0, 10.0 or 100.0. The unit can be us, ns or ps representing microseconds, nanoseconds and picoseconds, respectively. A space may optionally separate the number and the unit. TSVALUE should not be in quotes.

Example

\[
\begin{align*}
&T:\text{TIMESCALE 100 ps} \\
&\text{. . .} \\
&\text{(IOPATH (posedge clk) q (2:3:4) (5:6:7))} \\
&\text{. . .}
\end{align*}
\]

This example indicates that all time values in the file are to be multiplied by 100 picoseconds. Thus, the values supplied in the IOPATH entry are (0.2ns:0.3ns:0.4ns) and (0.5ns:0.6ns:0.7ns).

If the SDF file does not contain a timescale entry then all time values in the file will be assumed to be in nanoseconds. This has the same effect as a timescale entry of 1ns.
Cell Entries

A cell entry identifies a particular “region” or “scope” within a design and contains timing data to be applied there. For example, a cell entry might identify an unique occurrence of an ASIC physical primitive, such as a 2-input NAND gate, in the design and provide values for its timing properties, such as the input-to-output path delays. As well as identifying such design-specific regions, cell entries can identify all occurrences of a particular ASIC library physical primitive, such as a certain type of gate or flip-flop. Data is applied to all such library-specific regions in the design.

Syntax

cell ::= ( CELL celltype cell_instance correlation? timing_spec* )

The celltype and cell_instance fields identify a region of the design. The optional correlation and the timing_spec fields contain the timing data. These will be discussed in detail below.

Example

(CELL
   (CELLTYPE "DFF")
   (INSTANCE a/b/c)
   (DELAY
      (ABSOLUTE
         (IOPATH (posedge clk) q (2:3:4) (5:6:7) )
      )
   )
)

An SDF file may contain any number of cell entries (other than zero). The order of the cell entries is significant only if they have overlapping effect, in other words, if data from two different cell entries applies to the same timing property in the design. In this situation, the cell entries are processed strictly from the beginning of the file towards the end and the data they contain is applied in sequence to whatever region is appropriate to that cell entry. Where data is applied to a timing property previously referenced by the same SDF file, the new data will be applied over the old and the final value will be the cumulative effect, whether the data is applied as a replacement for the old value (absolute delays and timing checks) or is added to it (incremental delays).

The CELLTYPE entry indicates the name of the cell.

Syntax

celltype ::= ( CELLTYPE QSTRING )
QSTRING is a character string, in double quotes. If the region of the design identified by this cell entry is an occurrence of a physical primitive from an ASIC library, then QSTRING should be the name by which the cell is known in the library.

**Example**

```
(CELLTYPE "DFF")
```

In this example, the cell entry identifies an occurrence of a cell which has the name “DFF” (perhaps a D-type flip-flop).

If the cell entry identifies a region of the design which is a user-created level in the hierarchy, or, for example, the very top level, then QSTRING should be the user-created name for that part of the design.

**Example**

```
(CELLTYPE "TOP")
```

In this example, the cell entry identifies a user-created design block which the user has named “TOP”.

If the cell entry identifies a modeling primitive, in other words something that is not part of the physical design but is part of the implementation of a model in a particular analysis tool, then QSTRING should be the name by which the modeling primitive is known in that tool.

**Example**

```
(CELLTYPE "buf")
```

In this example, the cell entry identifies a “buf” modeling primitive in an analysis tool, perhaps a buf “gate” in a Verilog model.

The cell instance entry identifies the region or scope of the design for which the cell entry contains timing data.

**Syntax**

```
cell_instance ::= instance+ ||= ( INSTANCE WILDCARD )
WILDCARD ::= * // the asterisk character
instance ::= ( INSTANCE PATH? )
```

The first form of the cell instance entry identifies an unique occurrence in the design of the region named in the cell type entry. If, for example, the cell is a physical primitive from an ASIC library, then a single occurrence of that cell on the chip will be identified. To do this, the cell instance entry provides a complete path through the design hierarchy to the cell or region of interest.
The hierarchical path must start at the level in the design at which the annotator will be instructed to apply the SDF file. Frequently, this is the topmost level. The path is extended down through the hierarchy either by adding further levels to PATH itself, or by concatenating additional instance constructs complete with parentheses and keywords.

**Example**

```
(CELL
  (CELLTYPE "DFF")
  (INSTANCE a1.b1.c1)
  . . .
)
```

In the above example, the complete hierarchical path is specified as a1.b1.c1 following the INSTANCE keyword. The region identified is cell/block c1 within block b1, which is in turn within block a1. The SDF file must be applied at the level of a1. The period character separates levels or elements of the path. The example assumes that the hierarchy divider entry in the SDF header specified the hierarchy divider as the period character or, since period is the default, the entry was absent.

**Example**

```
(CELL
  (CELLTYPE "DFF")
  (INSTANCE a1)
  (INSTANCE b1)
  (INSTANCE c1)
  . . .
)
```

In this example, the path is assembled by repeating the INSTANCE keyword for each hierarchical level. The exact same region of the design is identified as in the previous example. This alternative construction for paths avoids the use of a hierarchy divider character, but is more verbose than the first method. Mixing the two methods is permitted by the formal definition of SDF, but is not recommended.

The timing data in the timing specifications of this cell entry apply only to the identified region of the design. If you do not specify PATH, i.e. you leave it blank, the default is the region (hierarchical level) in the design at which the annotator is instructed to apply the SDF file (see “The Annotator” on page -3 in the previous chapter). This can be useful for gathering all interconnect information into a top-level cell entry.

The second form of the cell instance entry can be used to associate timing data with all occurrences of the specified cell type. Instead of a hierarchical path, specify the wildcard character (*) after the INSTANCE keyword, as shown below. Note that this cell instance specification is only
permitted where the cell type entry identifies a physical primitive from an ASIC library. It cannot be used with cell entries at user-defined levels or modeling primitive levels.

Example

```scheme
(CELL
  (CELLTYPE "DFF")
  (INSTANCE *)
  ...)
```

The effect of this cell instance entry will be to apply the timing data in this cell entry to all occurrences of the ASIC physical primitive cell specified in the cell type entry. In this particular example, every DFF cell will receive the timing data. Note, however, that only cells contained within the region to which the annotator is instructed to apply the SDF file will be affected.

Cell entries using the wildcard cell instance specification are processed in sequence just like any other cell entry. No special action is taken to consolidate data in this cell entry with cell entries with the same cell type earlier or later in the file.

A `CORRELATION` entry is optional in a `CELL` entry. It can be used to specify that the region of the design identified by the `CELL` entry is part of a “correlation group”. “Correlation factors” can be specified for the various correlation groups to indicate to what degree timing is correlated among the primitives within each group. This data can be used for simultaneous min/max timing analysis.

Syntax

```
correlation ::= ( CORRELATION QSTRING corr_factor? )
corr_factor ::= NUMBER
  ||= NUMBER NUMBER NUMBER
```

QSTRING is the name (in double quotes) of the correlation group into which this `CELL` entry is placed. If the entry identifies a physical primitive, then that primitive is assigned to the named correlation group. If the entry is a user-created design block, then all primitives within the identified instance of that block are assigned to the named correlation group. To locate these primitives, the annotator must traverse the design hierarchy from the place identified in the cell instance entry down to the level of the physical primitives from the ASIC library.

If a primitive or region which has already been assigned to a correlation group is identified in a `CELL` entry with a `CORRELATION` entry later in the file, then the effect is to remove all primitives identified in this new
CELL entry from the original correlation group and assign them to the new one. In this way, an assignment at one level of the design hierarchy can be overridden for part of the identified region by a new assignment at a lower level.

corr_factor is a single positive real number or three such numbers which represent the correlation data as percentages (%). Each correlation group can have only one corr_factor value. Therefore it is recommended that each CORRELATION entry that assigns regions of the design to any one correlation group should have the same corr_factor as others assigning to that same group. Alternatively, the corr_factor may be specified for only one such entry and omitted for all others. If the annotator encounters conflicting corr_factors for the same correlation group, the one that appears last in the SDF file should be used and, optionally, a warning may be issued. If a correlation group is established but none of the CORRELATION entries that make assignments to it specify a corr_factor, then a correlation of 100% is assumed.

If a single NUMBER is used for corr_factor, the timing of all the primitives in the specified correlation group are correlated by this amount, expressed as a percentage. In addition, the rising and the falling delays of the same primitive will be correlated by 100%.

If three NUMBERs are used, each is interpreted as follows:

- The first value refers to the correlation between the rising and the falling delays of any one primitive in the group.
- The second value refers to the delay correlation between different primitives in the same correlation group for output transitions with the same direction.
- The third value refers to the delay correlation between different primitives in the same correlation group for output transitions with the opposite direction.

In this case, it is still assumed that the delay correlation for any one primitive will be 100% for output transitions with the same direction. Thus, low-to-high, low-to-Z and Z-to-high delays for a primitive are correlated by 100% because they are all rising delays.

Physical primitives in the design that do not reside in the same correlation groups are assumed to have no timing correlation whatsoever. This means, for example, that one could exhibit minimum timing (the first value in a triple) while another exhibits maximum timing (the third value in a triple). Any primitives that are not explicitly assigned to a correlation group, either in a CELL entry of their own or because they are part of the region identified by a CELL entry at some higher level in the design hierarchy, are assumed to be uncorrelated with each other and with established correlation groups.
The actions that an annotator must take to compute the actual timing values for a primitive in a correlation group are currently not defined by SDF. For tools that do not have simultaneous min/max analysis capability, it is recommended that the **CORRELATION** entries be ignored.

**Example**

```plaintext
(CELL (CELLTYPE "mult32")
  (INSTANCE top.cpu.alu.mult)
  (CORRELATION "multiplier" (65:75:50) )
   . . .
)

(CELL (CELLTYPE "barrel32")
  (INSTANCE top.cpu.alu.shftr)
  (CORRELATION "shifter" (70:80:55) )
   . . .
)
```

In this example, all the physical primitives used to implement the circuit block `top.cpu.alu.mult` are assigned to the correlation group `multiplier` and the primitives used to implement the circuit block `top.cpu.alu.shftr` are assigned to the correlation group `shifter`. For any primitive in the multiplier, its rising and falling delays are correlated by 65%. Any two primitives in the multiplier have their rising delays correlated by 75% and their falling delays correlated by 75% but the rising delays of one are only correlated by 50% with the falling delays of the other. For the barrel shifter, these figures are 70%, 80% and 55%. The timing of primitives in the multiplier is not correlated with the timing of those in the barrel shifter. Assuming that no other assignments are made to the correlation groups `multiplier` and `shifter` elsewhere in the SDF file, primitives in either group are not correlated with any other in the design.

**Note** - The OVI LM-TSC is in the process of reviewing the **CORRELATION** entry. Anyone proposing to use this construct is advised to contact a member of the LM-TSC for the current status of this review.

Each cell entry in the SDF file includes zero or more timing specifications which contain the actual timing data associated with that cell entry. (The provision for zero timing specifications allows a cell entry to carry only a correlation entry so as to establish a correlation group at some level in the hierarchy where no actual data is to be annotated.) There are two types of timing specifications that are identified by the **DELAY**, and **TIMINGCHECK** keywords.
Syntax

\[
\begin{align*}
timing\_spec & ::= \text{del\_spec} \\
& \quad || \text{tc\_spec} \\
del\_spec & ::= (\text{DELAY deltype}+) \\
tc\_spec & ::= (\text{TIMINGCHECK tc\_def}+)
\end{align*}
\]

The **DELAY** keyword introduces delay entries which contain delay data and narrow-pulse propagation data.

Delay entries are described in the following section.

The **TIMINGCHECK** keyword introduces timing check entries which contain timing check limit data (for back-annotation) and constraint entries which contain constraint data (for forward-annotation).

Timing check entries and constraint entries are described in subsequent sections.

Any number of delay entries and timing check entries may be contained in a cell entry and they can occur in any order. However, it is preferable, for efficiency reasons, to put all delay and pulse propagation data in a single delay entry and all timing check and constraint data in a single timing check entry for each cell.
Delay Entries

Timing specifications that start with the DELAY keyword associate delay values with input-to-output paths, input ports, nets, interconnects, and device outputs. They can also provide narrow-pulse propagation data for input-to-output paths.

Syntax

\[ \text{del_spec} ::= (\text{DELAY deltype}+) \]

Any number of deltype entries may appear in a del_spec entry. Each deltype will be a PATHPULSE or GLOBALPATHPULSE entry, specifying how pulses will propagate across paths in this cell, or ABSOLUTE or INCREMENT delay definition entries, containing delay values to be applied to the cell.

Syntax

\[ \text{deltype} ::= (\text{PATHPULSE input_output_path? value value?}) \]
\[ |== (\text{GLOBALPATHPULSE input_output_path? value value?}) \]
\[ |== (\text{ABSOLUTE del_def}) \]
\[ |== (\text{INCREMENT del_def}) \]

The following sections describe the deltype entries.

PATHPULSE

The PATHPULSE entry represents narrow-pulse propagation limits associated with a legal path between an input port and an output port of a device. These limits determine whether a pulse of a certain width can pass through the device and appear at the output.

Syntax

\[ (\text{PATHPULSE input_output_path? value value?}) \]
\[ \text{input_output_path} ::= \text{port_path port_path} \]

The first port_path of input_output_path is an input or a bidirectional port. The second port_path of input_output_path is an output or a bidirectional port.

If input_output_path is omitted, then the data supplied refers to all input-t0-output paths in the region identified by the cell entry. The annotator must locate all paths that are able to model narrow-pulse propagation in the applicable timing model and apply the supplied data.

The first value, in time units, is the pulse rejection limit. This limit defines the minimum pulse width required for a pulse to appear at the output; any narrower pulse does not affect the output.
The second value, in time units, is the X limit. This limit defines the minimum pulse width necessary to drive the output to a known state; a narrower pulse causes the output to enter the unknown (X) state or is rejected (if smaller than the pulse rejection limit). Note that the X limit must be greater than the pulse rejection limit to carry any significance.

If you specify only one value, both limits are set to that value. In all cases value can be either a single number or a triple, but must not be negative.

**Example**

```
(INSTANCE x)
(DELAY
   (PATHPULSE i1 o1 (13) (21))
)
```

In this example, the pulse rejection limit is specified as 13 time units and the X limit is specified as 21 time units. Although the diagram shows the output pulses being caused by a single input, narrow output pulses due to close-together changes at more than one input may also be subject to pulse propagation limits, depending on the analysis tool.

The `GLOBALPATHPULSE` entry is the same as `PATHPULSE` but the values are expressed as a percentage (%) of the cell path delay from the input to the output.

**Syntax**

```
( GLOBALPATHPULSE input_output_path? value value? )
```

Neither value should be greater than 100.0. To have any effect, the second value (X limit) must be greater than the first value (pulse rejection limit).

**Example**

```
(INSTANCE x)
(DELAY
   (GLOBALPATHPULSE i1 o1 (25) (35))
)
```

In this example, the pulse rejection limit is specified as 25% of the delay time from i1 to o1 and the X limit is specified as 35% of this delay.

SDF does not currently define how the annotator computes the actual time values of the pulse rejection limit and X limit if more than one value is specified in the value_list of an `IOPATH` entry. For example, if an `IOPATH` entry with the rising value 5 and the falling value 10 is present in the same `CELL` entry as the example above, it is not defined whether the annotator should take 25% of 5 or 10 to compute the pulse rejection limit or whether some other more complex action is taken. Individual annotators may therefore vary in their response to this construct.
ABSOLUTE Delays

The **ABSOLUTE** keyword introduces delay data that replaces existing delay values in the design during annotation.

**Syntax**

```
( ABSOLUTE del_def+)
```

The delay definition entries, `del_def`, contain the actual data and describe where it belongs in the design.

**Example**

```text
(CELL (CELLTYPE "DFF")
  (INSTANCE a.b.c)
  (DELAY
    (ABSOLUTE
      (IOPATH (posedge clk) q (22:28:33) (25:30:37))
      (PORT clr (32:39:49) (35:41:47))
    )
  )
)
```

Negative delay values can be specified for absolute delays to accommodate certain styles of ASIC cell characterization. However, note that not all analysis tools will be able to make sense of negative delays and some may set them to zero.

INCREMENT Delays

The **INCREMENT** keyword introduces delay data that is added to existing delay values in the design during annotation.

**Syntax**

```
( INCREMENT del_def+)
```

The delay definition entries, `del_def`, contain the actual data and describe where it belongs in the design. The same delay definition constructs are used for increment and absolute delays.

**Example**

```text
(CELL (CELLTYPE "DFF")
  (INSTANCE a.b.c)
  (DELAY
    (INCREMENT
      (IOPATH (posedge clk) q (-4::2) (-7::5))
      (PORT clr (2:3:4) (5:6:7))
    )
  )
)
```

Negative delay values can be specified for increment delays, in which case, of course, the value existing in the design will be reduced.
Both absolute and increment delays are described by the same group of delay definition constructs.

**Syntax**

\[
\text{del_def ::= ( IOPATH port_spec port_path rvalue_list )}
\]

\[
||= ( \text{COND conditional_port_expr ( IOPATH port_spec port_path rvalue_list )} )
\]

\[
||= ( \text{PORT port_path rvalue_list} )
\]

\[
||= ( \text{INTERCONNECT port_instance port_instance rvalue_list} )
\]

\[
||= ( \text{NETDELAY net_spec rvalue_list} )
\]

\[
||= ( \text{DEVICE port_instance? rvalue_list} )
\]

In the syntax descriptions above, you will see that each construct uses \textit{rvalue_list} to specify the delay values to be applied. The section “Data Values” on page 4-7 provides a formal definition of \textit{rvalue_list}, but it is described here.

The delay data in each delay definition entry is specified in a list of \textit{rvvalues}. Each \textit{rvalue} is either a single RNUMBER or an \textit{rtriple}, containing three RNUMBERs separated by colons. However, the use of single RNUMBERs and \textit{rtriples} should not be mixed in the same SDF file. All RNUMBERs can have negative, zero or positive values.

The use of triples in SDF allows you to carry three sets of data in the same file. Each \textit{rvalue} is either a single RNUMBER or an \textit{rtriple}, containing three RNUMBERs separated by colons. However, the use of single RNUMBERs and \textit{rtriples} should not be mixed in the same SDF file. All RNUMBERs can have negative, zero or positive values.

The use of triples in SDF allows you to carry three sets of data in the same file. Each number in the triple is an alternative value for the data and is typically selected from the triple by the annotator or analysis tool on an instruction from the user. The prevailing use of the three numbers is to represent minimum, typical and maximum values computed at three process/operating conditions for the entire design. Any one or any two (but not all three) of the numbers in a triple may be omitted if the separating colons are left in place. This indicates that no value has been computed for that data, and the annotator should not make any changes if that number is selected from the triple. This is not the same as entering a value of 0.0.

The number of \textit{rvvalues} in the \textit{rvalue_list} can be one, two, three, six or twelve. Note, however, that the amount of data you include in a delay definition entry must be consistent with the analysis tool’s ability to model that kind of delay. For example, if the modeling primitives of a particular tool can accept only three delay values, perhaps rising, falling and “Z” transitions, you should not attempt to annotate different values for 0→1 and Z→1 transitions or for 1→Z and 0→Z transitions. It is recommended that in such situations annotators combine the information given in some documented manner and issue a warning.

The following paragraphs define the semantics of \textit{rvalue_lists} of various lengths.
Delay Entries

If twelve rvalues are specified in rvalue_list, then each corresponds, in sequence, to the delay value applicable when the port (for IOPATH, the output port) makes the following transitions:

\[ 0 \rightarrow 1, 1 \rightarrow 0, 0 \rightarrow Z, Z \rightarrow 1, 1 \rightarrow Z, Z \rightarrow 0, 0 \rightarrow X, X \rightarrow 1, 1 \rightarrow X, X \rightarrow 0, X \rightarrow Z, Z \rightarrow X \]

If six rvalues are specified, then each corresponds, in sequence, to the first six transitions as above.

If three rvalues are specified, the first applies to the output transitions 0 \rightarrow 1 and Z \rightarrow 1, the second to the transitions 1 \rightarrow 0 and Z \rightarrow 0 and the third to the “Z” transitions 0 \rightarrow Z and 1 \rightarrow Z.

If only two rvalues are specified, the first is the “rising” delay and applies to output transitions 0 \rightarrow 1, 0 \rightarrow Z and Z \rightarrow 1 and the second is the “falling” delay and applies to output transitions 1 \rightarrow 0, 1 \rightarrow Z and Z \rightarrow 0.

Finally, if a single rvalue is specified, it applies to all transitions.

In an rvalue_list, any rvalues can be null, that is, the parentheses enclosing the RNUMBER or rtriple are empty (see “Data Values” on page 4-7). The meaning of this is the same as missing numbers in an rtriple: no data is supplied and values should not be changed by the annotator. Such null rvalues act as “placeholders” to allow you to specify rvalues further down the list.

Example

\[(IOPATH i3 o1 () () (2:4:5) (4:5:6) (2:4:5) (4:5:6))\]

In this example, 0 \rightarrow 1 and 1 \rightarrow 0 delay values are not specified and might not even be present in the timing model. Although an rvalue_list consisting of nothing but null rvalues is permitted by the syntax and defined as having no effect, it is not recommended that this be used in an SDF file.

In rvalue_lists of length six and twelve, it is permissible to omit trailing null rvalues. (Due to notation difficulties, this option is not apparent from the formal syntax description.) Thus, a list of four rvalues, for example, provides data for the 0 \rightarrow 1, 1 \rightarrow 0, 0 \rightarrow Z and Z \rightarrow 1 transitions, but not for the 1 \rightarrow Z, Z \rightarrow 0 transitions. Note that omitting three rvalues is going too far as a mapping is defined above for an rvalue_list of three rvalues onto all six transitions.

The following sections describe delay definition entries.

Input/Output Path Delays

The IOPATH entry represents the delays on a legal path from an input/bidirectional port to an output/bidirectional port of a device. Each delay value is associated with a unique input port/output port pair.

Syntax

\[(IOPATH \text{ port_spec port_path rvalue_list })\]
**port_spec** is an input or a bidirectional port and can have an edge identifier. **port_path** is an output or a bidirectional port. It cannot have an edge identifier. Delay data for the different transitions at the path output port are conveyed by supplying an ordered list of values as described above. **rvalue_list** is the IOPATH delay data from **port_spec** to **port_path**.

If the timing model includes conditions for the path delay between the two specified ports, the specified **rvalue** is still applied. If the model includes more than one delay path, each distinguished by its conditions, then the data applies to all of them. This has the same effect as specifying all conditional paths (using the **COND** keyword with IOPATH as described below) with the same IOPATH delay **rvalue_list**.

**Example**

\[
\text{(INSTANCE x.y.z)} \\
\text{(DELAY)} \\
\text{\quad (ABSOLUTE)} \\
\text{\qquad (IOPATH (posedge i1) o1 (2:3:4) (4:5:6))} \\
\text{\qquad (IOPATH i2 o1 (2:4:5) (5:6:7))} \\
\text{\qquad (IOPATH i3 o1 () () (2:4:5) (4:5:6) (2:4:5) (4:5:6))} \\
\text{\quad )} \\
\text{\quad (COND conditional_port_expr ( IOPATH port_spec port_path rvalue_list ) )}
\]

The **COND** keyword allows the specification of conditional input-to-output path delays.

**Syntax**

\[
( \text{COND conditional_port_expr ( IOPATH port_spec port_path rvalue_list ) } )
\]

**conditional_port_expr** is the description of the state dependency of the path delay. The syntax of **conditional_port_expr** is shown in “Conditions for Path Delays” on page 4-8. The perceptive reader will notice that this expression evaluates to a logical signal, rather than a boolean. The intent is that the analysis tool should treat a logical zero as FALSE and any other logical value (1, X or Z) as TRUE and that a particular conditional path delay in the timing model is used only if the condition is TRUE.

**port_spec**, **port_path** and **rvalue_list** have exactly the same meaning as in IOPATH entries without the **COND** keyword as described above, except that the annotator must locate a path delay with a condition matching the one specified and apply the data only to that. Other path delays from the same input port to the same output port but with different conditions in the timing model will not receive the data.
Delay Entries

Example

(INSTANCE x)
(DELAY
 (ABSOLUTE
  (COND b (IOPATH a y (0.21) (0.54))))
  (COND ~b (IOPATH a y (0.27) (0.34))))
  (COND a (IOPATH b y (0.42) (0.44))))
  (COND ~a (IOPATH b y (0.37) (0.45))))
)

The PORT entry is for the specification of interconnect delays (actual or estimated) that are modeled as delay at input ports. The start point for the delay path (the driving output port) is not specified.

Syntax

(PORT port_path rvalue_list)

port_path is an input or bidirectional port.

rvalue_list is the PORT delay of the port_path.

Analysis tools must apply delay values obtained from SDF PORT entries before timing checks are applied. Thus, this construct models delay in the physical interconnect between the driver and the driven cell port.

Interconnect Delays

The INTERCONNECT entry is for the specification of interconnect delays (actual or estimated) that are modeled independently for each driver-to-driven path. Both start and end points for the delay path are specified.

Syntax

(INTERCONNECT port_instance port_instance rvalue_list)

The first port_instance is an output or bidirectional port.
The second port_instance is an input or bidirectional port.

rvalue_list is the INTERCONNECT delay between the output and input ports.
Example

(INSTANCE top)
(DELAY
  (ABSOLUTE
    (INTERCONNECT d1.y c.r1.a (0.01:0.02:0.03))
    (INTERCONNECT d1.y c.r2.a (0.03:0.04:0.05))
    (INTERCONNECT d1.y r3.a (0.05:0.06:0.07))
    (INTERCONNECT b.d2.y c.r1.a (0.04:0.05:0.06))
    (INTERCONNECT b.d2.y c.r2.a (0.02:0.03:0.04))
    (INTERCONNECT b.d2.y r3.a (0.02:0.03:0.04))
  )
)

Although INTERCONNECT entries are the most general way in which interconnect delays can be expressed, some analysis tools may not be able to model independent delay values over each driver-to-driven path on a net with more than one driver. Such tools may map INTERCONNECT entries into equivalent input port delays (such as would directly arise from PORT entries), sometimes losing information in the process. Even tools which can model independent delays over each path may do so less efficiently than input port delays. Writers of SDF files should bear this in mind when choosing whether to use PORT entries or INTERCONNECT entries or a combination of both to model interconnect delay.

The NETDELAY entry is for the specification of interconnect delays (actual or estimated) that are modeled as a single delay for all paths over a net. Neither start nor end points for the delay path are specified and the delays from all the source ports on the net to all destination ports will have the same value. Using a NETDELAY entry would be the same as using INTERCONNECT delay entries for each path over the net and giving them all the same value.

Syntax

( NETDELAY net_spec rvalue_list )

net_spec is the name of the net or an output port driving the net. If an output port is specified, the annotator must locate the net it drives and apply the delay data to all paths over that net.

rvalue_list is the delay associated with the net specified by net_spec.

Example

(INSTANCE x)
(DELAY
  (ABSOLUTE
    (NETDELAY w1 (2.5:3:3.5) (2.9:4:5))
  )
)
In the example, the net is identified by name.

The DEVICE entry represents the delay of all paths through a cell to the specified output port. This construct is intended primarily for use with distributed timing models where the cell to which it is applied is a modeling primitive. If it is used at a higher level in the hierarchy, then the effect is to apply the delay data to all input-to-output paths across the cell that terminate at the specified port.

**Syntax**

```plaintext
( DEVICE port_instance? rvalue_list )
```

*port_instance* is optional and, if present, specifies the output port to which the delay data is to be applied. If a cell has more than one output, you can therefore include several DEVICE entries in a single CELL entry, each indicating the desired output port using *port_instance*, and attach different delay data to each output. If *port_instance* is omitted, all paths to all output ports of the region identified in the cell entry receive the same delay data.

*rvalue_list* is the delay data. The number of *triples* in *rvalue_list* must correspond to the capabilities of the modeling primitives of the target analysis tool. For example, Verilog “gates” can accept one, two, or in some cases, three delay values, but never six or twelve.

**Example**

```plaintext
(CELL
  (CELLTYPE "buf")
  (INSTANCE rs1.nand1.bufa)
  (DELAY
    (ABSOLUTE
      (DEVICE (1:3:8) (4:5:7))
    )
  )
)

(CELL
  (CELLTYPE "buf")
  (INSTANCE rs1.nand1.bufb)
  (DELAY
    (ABSOLUTE
      (DEVICE (2:4:9) (6:8:12))
    )
  )
)
```

In this example, a 2-input NAND gate model, *nan2*, is constructed in a distributed delay style from two buffer primitives, *bufa* and *bufb*, and an and gate primitive, *nand*. Two such NAND gates, *nand1* and *nand2*, are instantiated to create a design for an RS latch. This is then instantiated in a higher level of the design as *rs1*. The SDF file demonstrates the
annotation of delays to the a-to-y and b-to-y paths through the top NAND gate. The first of these defines the input-to-output path delay from \( sb \) to \( q \) of the RS latch; the second contributes to the \( rb \) to \( q \) delay.

**Example**

```
(CELL
  (CELLTYPE "rslatch")
  (INSTANCE rs1)
  (DELAY
    (ABSOLUTE
      (DEVICE q (1:3:8) (4:5:7))
      (DEVICE qb (2:4:9) (6:8:12))
    )
  )
)
```

In this example, the same RS latch is described in a pin-to-pin modeling style. Two *nand* gate primitives are connected to form the functional part of the model and all timing information is described separately in a timing model of whatever form the analysis tool requires. Typically, this timing model would specify input-to-output delay paths from \( sb \) to \( q \), \( rb \) to \( q \), \( sb \) to \( qb \) and \( rb \) to \( qb \). The above excerpt from an SDF file annotates values for all paths to the \( q \) and \( qb \) outputs. It will have exactly the same effect as the following:

```
(CELL
  (CELLTYPE "rslatch")
  (INSTANCE rs1)
  (DELAY
    (ABSOLUTE
      (IOPATH sb q (1:3:8) (4:5:7))
      (IOPATH rb q (1:3:8) (4:5:7))
      (IOPATH sb qb (2:4:9) (6:8:12))
      (IOPATH rb qb (2:4:9) (6:8:12))
    )
  )
)
```
Timing Check Entries

Timing specifications that start with the TIMINGCHECK keyword associate timing check limit values with specific cell instances and associate constraint values with critical paths in the design.

Syntax
\[
tc\_spec := ( \text{TIMINGCHECK} \ tc\_def^+ )
\]

Any number of \( tc\_def \) entries may appear in a \( tc\_spec \) entry. Each \( tc\_def \) will be a SETUP, HOLD, SETUPHOLD, RECOVERY, SKEW, WIDTH, PERIOD or NOCHANGE timing check entry, containing timing check limit values for this cell entry, or PATHCONSTRAINT, SUM, DIFF or SKEWCONSTRAINT constraint entries, containing constraint values for the design.

Syntax
\[
tc\_def := tchk\_def \quad /\!/ \text{timing check}
\]
\[
|:= cns\_def \quad /\!/ \text{constraint}
\]

Although both appear in the part of an SDF cell entry introduced by the keyword TIMINGCHECK, true timing checks and constraints are quite different in their semantics and usage. The syntax description above helps to highlight this difference and timing checks and constraints are dealt with in two separate sections, below. Timing checks are covered in the next section. Constraints are covered in “Constraints” on page 3-31.

Timing Checks

Timing check entries specify limits in the way in which a signal can change or two signals can change in relation to each other for reliable circuit operation. EDA analysis tools use this information in different ways:

- Simulation tools issue warnings about signal transitions that violate timing checks.
- Timing analysis tools identify delay paths that might cause timing check violations and may determine the constraints for those paths.

Syntax
\[
tchk\_def := ( \text{SETUP} \ port\_tchk \ port\_tchk \ rvalue )
\]
\[
|:= ( \text{HOLD} \ port\_tchk \ port\_tchk \ rvalue )
\]
\[
|:= ( \text{SETUPHOLD} \ port\_tchk \ port\_tchk \ rvalue \ rvalue )
\]
\[
|:= ( \text{RECOVERY} \ port\_tchk \ port\_tchk \ rvalue )
\]
\[
|:= ( \text{SKEW} \ port\_tchk \ port\_tchk \ rvalue )
\]
\[
|:= ( \text{WIDTH} \ port\_tchk \ value )
\]
\[
|:= ( \text{PERIOD} \ port\_tchk \ value )
\]
\[
|:= ( \text{NOCHANGE} \ port\_tchk \ port\_tchk \ rvalue \ rvalue )
\]
Conditional Timing Checks

The COND keyword allows the specification of conditional timing checks. Its use is rather different from the specification of conditional input-output path delays described in “Conditional Path Delays” on page 3-19 in that the condition is associated with the specification of a port rather than the entry as a whole.

Syntax

```
port_tchk ::= port_spec
            ||= ( COND timing_check_condition port_spec )
```

`timing_check_condition` is the description of the state dependency of the timing check. The syntax of `timing_check_condition` is shown in “Conditions for Timing Checks” on page 4-8. The perceptive reader will notice that this expression evaluates to a logical signal, rather than a boolean. The intent is that the analysis tool should treat a logical zero as FALSE and any other logical value (1, X or Z) as TRUE and that a particular conditional timing check in the timing model is used only if the condition is TRUE.

The annotator must locate in the timing model a timing check with conditions matching those specified. Other timing checks of the same kind but with different conditions will not receive the data. Timing checks with no conditions match any timing check of the same kind and between the same ports in the model.

Edge Specifications

Any `port_spec` can be qualified with an edge identifier as follows:

Syntax

```
port_spec ::= port_path
            ||= port_edge

port_edge ::= ( EDGE_IDENTIFIER port_path )
```

This will be termed an “edge specification”. When the annotator is locating a timing check at specified ports in the timing model, it must match the edge specification as well as the port names. A port without an edge specification matches any edge specification in the model.

Example

```
(CELL (CELLTYPE "DFF")
  (INSTANCE a.b.c)
  (TIMINGCHECK
    (SETUP din (posedge clk) (3:4.5))
    (HOLD din (posedge clk) (4.5:7))
  )
)
```

This example shows a cell entry which provides values for setup and hold timing checks with respect to the rising edge of the clock signal.
In the syntax descriptions of the timing check constructs, you will see that either \textit{rvalue} or \textit{value} is used to specify the timing check limit to be applied. Although \textit{rvalue} may be negative, \textit{value} must be zero or positive. Each may be a single value or three values representing three sets of data for minimum, typical and maximum delay conditions.

\textbf{SETUPHOLD} and \textbf{NOCHANGE} timing checks have two \textit{rvalues}, the first for the setup limit and the second for the hold limit.

### Setup Timing Check

The \textbf{SETUP} entry specifies limit values for a setup timing check.

Setup and hold timing checks are used to define a time interval during which a “data” signal must remain stable in order for a transition of a “clock” or “gate” signal to store the data successfully in a storage device (flip-flop or latch). The setup time limit defines the part of the interval before the clock transition; the hold time limit defines the part of the interval after the clock transition. Any change to the data signal within this interval results in a timing violation. To shift the interval with respect to the clock transition, either the setup time or the hold time can be negative; however, their sum must always be greater than zero.

**Syntax**

\begin{verbatim}
( SETUP port_tchk port_tchk rvalue )
\end{verbatim}

The first \textit{port_tchk} identifies the data port. If it includes an edge specification, then the data is for a setup time check with respect only to the specified transition at the data port.

The second \textit{port_tchk} identifies the clock/gate port and will normally include an edge specification to identify the active edge of the clock or the active-to-inactive transition of the gate.

\textit{rvalue} is the \textbf{SETUP} time limit between the data and clock ports.

**Example**

\begin{verbatim}
(INSTANCE x.a)
(TIMINGCHECK
  (SETUP din (posedge clk) (12))
)
\end{verbatim}

As with all \textit{port_tchk}s, the \textbf{COND} construct can be used to specify conditions associated with the setup timing check.

### Hold Timing Check

The \textbf{HOLD} entry specifies limit values for a hold timing check.

**Syntax**

\begin{verbatim}
( HOLD port_tchk port_tchk rvalue )
\end{verbatim}

The first \textit{port_tchk} identifies the data port.
The second *port_tchk* identifies the clock port.

*rvalue* is the HOLD time between the data and clock events.

See “Setup Timing Check” above for a description of the use of hold timing checks and more information about the use of edge specifications in this context.

### Example

```lisp
(INSTANCE x.a)
(TIMINGCHECK
  (HOLD din (posedge clk) (9.5))
  ...)
```

As with all *port_tchk*s, the **COND** construct can be used to specify conditions associated with the hold timing check.

### SetupHold Timing Check

The **SETUPHOLD** entry specifies setup and hold limits in a single entry.

#### Syntax

```lisp
(SETUPHOLD port_tchk port_tchk rvalue rvalue)
```

The first *port_tchk* identifies the data port.
The second *port_tchk* identifies the clock port.
The first *rvalue* is the setup time and the second *rvalue* is the hold time.

See “Setup Timing Check” above for the use of setup and hold timing checks and edge specifications in this context.

### Example

```lisp
(INSTANCE x.a)
(TIMINGCHECK
  (SETUPHOLD (COND ~reset din) (posedge clk) (12) (9.5))
)
```

As with all *port_tchk*s, the **COND** construct can be used to specify conditions associated with the setuphold timing check.

Note the conditional timing check in the example occurs upon an event on *din* only when the *reset* signal is in the zero, X or Z states, i.e. when ~*reset* evaluates to TRUE.

### Recovery Timing Check

The **RECOVERY** entry specifies limit values for recovery timing checks.

A recovery timing check is a limit of the time between the release of an asynchronous control signal from the active state and the next active clock edge, for example between clearbar and the clock for a flip-flop. If the active edge of the clock occurs too soon after the release of the clearbar, the state of the flip-flop will become uncertain — it could be the value set...
by the clearbar, or it could be the value clocked into the flip-flop from the
data input. In other respects, a recovery check is similar to a setup check.

**Syntax**

```
(RECOVERY port_tchk port_tchk rvalue)
```

The first `port_tchk` refers to the asynchronous control signal and will
normally have an edge identifier associated with it to indicate which
transition corresponds to the release from the active state.

The second `port_tchk` refers to the clock (flip-flops) or gate (latches). This
will also normally have an edge identifier to indicate the active edge of the
clock or the closing edge of the gate.

`rvalue` is the recovery limit value. This is the minimum time that must
elapse after the release of the asynchronous control signal before the next
active edge of the clock/gate signal.

**Example**

```
(INSTANCE x.b)
(TIMINGCHECK
 (RECOVERY (posedge clearbar) (posedge clk) (11.5))
)
```

As with all `port_tchk`s, the `COND` construct can be used to specify
conditions associated with the recovery timing check.

**Skew Timing Check**

The `SKEW` entry specifies limit values for signal skew timing checks. A
signal skew limit is the maximum allowable delay between two signals,
which if exceeded causes devices to behave unreliably.

**Syntax**

```
(SKEW port_tchk port_tchk rvalue)
```

The first `port_tchk` is the lower bound clock event and can include an edge
specification.

The second `port_tchk` is the upper bound clock event and can include an
edge specification.

`rvalue` is the maximum skew limit.

**Example**

```
(INSTANCE x)
(TIMINGCHECK
 (SKEW (posedge clk1) (posedge clk2) (6))
)
```

As with all `port_tchk`s, the `COND` construct can be used to specify
conditions associated with the skew timing check.
The **WIDTH** entry specifies limits for a minimum pulse width timing check. The minimum pulse width timing check is the minimum allowable time for the positive (high) or negative (low) phase of each cycle. If a signal has unequal phases, you can specify a separate width check for each phase.

**Syntax**

```
(WIDTH port_tchk value)
```

*port_tchk* refers to the port at which the minimum pulse width timing check is applied. If it includes an edge specification, then the data will apply to the width check for the phase of the signal beginning with this edge (see example below). If *port_tchk* does not include an edge specification, then the data applies to both high and low phases of the signal.

*value* is the minimum pulse width limit and cannot be negative.

**Example**

```
(INSTANCE x.b)
(TIMINGCHECK
  (WIDTH (posedge clk) (30))
  (WIDTH (negedge clk) (16.5))
)
```

In this example, the first minimum pulse width check is for the phase beginning with the positive clock edge, i.e. the high phase of the clock, and the second minimum pulse width check is for the phase beginning with the negative clock edge, i.e. the low phase.

As with all *port_tchk*s, the **COND** construct can be used to specify conditions associated with the minimum pulse width timing check.

The **PERIOD** entry specifies limit values for a minimum period timing check. The minimum period timing check is the minimum allowable time for one complete cycle of the signal.

**Syntax**

```
(PERIOD port_tchk value)
```

*port_tchk* refers to the port at which the minimum period timing check is applied. If it includes an edge specification, then the data will apply to the period check between consecutive edges of this direction (see example below). If *port_tchk* does not include an edge specification, then the data applies both to period checks between consecutive rising edges and between consecutive falling edges if they are present in the timing model.

*value* is the minimum period limit and cannot be negative.
Timing Check Entries

Example

(INSTANCE x.b)
(TIMINGCHECK
   (PERIOD (posedge clk) (46.5))
)

In this example, the data applies to a minimum period check between consecutive rising edges.

As with all port_tchk, the COND construct can be used to specify conditions associated with the minimum period timing check.

No Change Timing Check

The NOCHANGE entry specifies limit values for a nochange timing check. The nochange timing check is a signal check relative to the width of a control pulse. A “setup” period is established before the start of the control pulse and a “hold” period after the pulse. The signal checked against the control signal must remain stable during the setup period, the entire width of the pulse and the hold period. A typical use of a nochange timing check is to model the timing of memory devices, when address lines must remain stable during a write pulse with margins both before and after.

Syntax

(NOCHANGE port_tchk port_tchk rvalue rvalue)

The first port_tchk refers to the control port, which is typically a write enable input to a memory or register file device. An edge specification must be included for the control port.

The second port_tchk refers to the port checked against the control port, which is typically an address or select input to a memory or register file device. An edge specification can be included.

The first rvalue is the minimum time that the data/address must be present (stable) before the specified edge of the control signal (setup).

The second rvalue is the minimum time that the data/address must remain stable after the opposite edge of the control signal (hold).

Example

(INSTANCE x)
(TIMINGCHECK
   (NOCHANGE (negedge write) addr (4.5) (3.5))
)

This example defines a period beginning 4.5 time units before the falling edge of write and ending 3.5 time units after the subsequent rising edge of write. During this time period, the addr signal must not change.

As with all port_tchk, the COND construct can be used to specify conditions associated with the nochange timing check.
Although they appear in the timing check entries section of a cell entry, constraints carry a somewhat different class of data than true timing checks. Constraint entries are used in forward-annotation and not back-annotation. The COND construct cannot be used with constraint entries.

**Syntax**

\[
\text{cns_def} \ ::= \ (\text{PATHCONSTRAINT} \ \text{port_instance} \ \text{port_instance}+ \ \text{rvalue} \ \text{rvalue}) \\
||= (\text{SUM} \ \text{constraint_path} \ \text{constraint_path}+ \ \text{rvalue} \ \text{rvalue}? ) \\
||= (\text{DIFF} \ \text{constraint_path} \ \text{constraint_path} \ \text{rvalue} \ \text{value}? ) \\
||= (\text{SKEWCONSTRAINT} \ \text{port_spec} \ \text{value} )
\]

The following sections describe the SDF constraint constructs.

**Path Constraint**

The PATHCONSTRAINT entry represents delay constraints for paths. Path constraints are the critical paths in a design identified during timing analysis. Layout tools can use these constraints to direct the physical design. The constraint specifies the maximum allowable delay for a path, which is typically identified by two ports, one at each end of the path. You can also specify intermediate ports to uniquely identify the path.

**Syntax**

\[
(\text{PATHCONSTRAINT} \ \text{port_instance} \ \text{port_instance}+ \ \text{rvalue} \ \text{rvalue})
\]

The first \text{port_instance} is the start of the path.

The last \text{port_instance} is the end of the path. You can specify intermediate points along the path by using additional \text{port_instance}s in this entry.

The first \text{rvalue} is the maximum rise delay between the start and end points of the path.

The second \text{rvalue} is the maximum fall delay between the start and end points of the path.

**Example**

\[
(\text{INSTANCE} \ x) \\
(\text{TIMINGCHECK} \\
 \quad (\text{PATHCONSTRAINT} y.z.i3 y.z.o2 a.b.o1 (25.1) (15.6)))
\]

The SUM entry represents a constraint on the sum of the delay over two or more paths in a design.

**Syntax**

\[
(\text{SUM} \ \text{constraint_path} \ \text{constraint_path}+ \ \text{rvalue} \ \text{rvalue}?)
\]

\[
\text{constraint_path} ::= (\ \text{port_instance} \ \text{port_instance})
\]
Each *constraint_path* specifies a path to be included in the sum. You must specify at least two paths, but can specify more.

In each *constraint_path* the first *port_instance* is the beginning of the path and the second *port_instance* is the end of the path.

*rvalue* is the constraint value. The total (sum) of the individual delays associated with each *constraint_path* must be less than *rvalue*. If two *rvalue*s are supplied, the first applies to the rising transition at the end of the path and the second to the falling.

**Example**

```
(INSTANCE x)
(TIMINGCHECK
  (SUM (m.n.o1 y.z.i1) (y.z.o2 a.b.i2) (67.3))
)
```

This example constrains the sum of the delays along the two nets shown as heavy lines in the diagram to be less than 67.3 time units.

The **DIFF** entry represents a constraint on the difference in the delay over two paths in a design.

**Syntax**

```
( DIFF constraint_path constraint_path value value? )
```

*constraint_path* specifies a path between two ports. You must specify exactly two paths.

In each *constraint_path* the first *port_instance* is the beginning of the path and the second *port_instance* is the end of the path.

*value* is the constraint value and must be a positive number or zero. The absolute value of the difference of the individual delays in the two circuit paths must be less than *value*. If two *value*s are supplied, the first applies to the rising transition at the end of the path and the second to the falling.

**Example**

```
(INSTANCE x)
(TIMINGCHECK
  (DIFF (m.n.o1 y.z.i1) (y.z.o2 a.b.i2) (8.3) )
)
```

The **SKEWCONSTRAINT** entry represents a constraint on the spread of delays from a common driver to all driven inputs. Only the driving output port can be specified in this construct. All inputs connected to this output are implied end-points for constrained paths. Only paths over interconnect can be constrained as these implied paths cannot pass through any active devices.
Syntax

\[
( \text{SKEWCONSTRAINT} \, \text{port_spec} \, \text{value} )
\]

*port_spec* refers to the port driving the net.

*value* is the constraint value and must be a positive number or zero (although zero clock skew might be a hard constraint for a layout tool to meet!). The delays from the output specified by *port_spec* to all inputs that it drives may not differ from each other by more than *value*. This does not place a constraint on the actual value of the delays, just their “spread”.

Example

\[
\begin{align*}
( \text{CELL} \\
( \text{CELLTYPE} \, \text{"buf"} ) \\
( \text{INSTANCE top.clockbufs.bufb} ) \\
( \text{TIMINGCHECK} \\
( \text{SKEWCONSTRAINT} \, ( \text{posedge y} ) \, (7.5) ) \\
) \\
) \\
\end{align*}
\]

In this example, a buffer cell of cell type *buf* is used to drive some clock inputs in a circuit. It is buried in the design hierarchy by being instantiated as *bufb* in a user block called *clockbufs*, which in turn in part of the block *top*. In the excerpt from an SDF file, this buffer is identified in a *CELL* entry and its output is specified in a *SKEWCONSTRAINT* entry. The effect is to request that the arrival of the positive edge of the clock should not deviate by more than 7.5 between all the inputs driven by the heavily drawn net in the diagram. Neither the inputs nor the net name need to be specified in the SDF file entry. Note that the driven inputs can be anywhere in the design, irrespective of the hierarchical organization.
Syntax of SDF

SDF File Characters
Syntax Conventions
SDF File Syntax
SDF File Characters

The legal SDF character set and the method of including comments in SDF files are described in this section.

The characters you can use in an SDF file are the following:

- **Alphanumeric characters** – the letters of the alphabet, all the numbers, and the underscore ‘_’ character.

- **Special characters** – any character other than alphanumeric characters (which includes the underscore as defined above) is a special character. The following is a list of special characters:
  
  ```
  ! " # $ % & ' ( ) * + , - . / : ; < = > ? @ [ \ ] ^ ` { | } ~
  ```

- **Syntax characters** – these are special characters required by the syntax. Examples are: ( ) " * : [ ] ? and the hierarchy divider character but see also the definitions of SDF operators, etc.

- **The escape character** – to use any special character in an IDENTIFIER, prefix it with the escape character, a backslash ‘\’. See “Variables” on page 4-2 for a description of an IDENTIFIER. Note that if the character would normally have any special meaning in an IDENTIFIER, this is lost when the character is escaped.

- **Hierarchy divider character** – either the period ‘.’ or the slash ‘/’ can be established as the hierarchy divider character, see “Hierarchy Divider Entry” on page 3-4. This character only has this special meaning in an IDENTIFIER. An escaped hierarchy divider character loses its meaning as a hierarchy divider.

- **White space characters** – tabs, spaces and newlines are considered white space. Use white space to separate lexical tokens.

Keywords, IDENTIFIERs, characters, and numbers must be delimited either by syntax characters or by white space.

Comments can be placed in SDF files using either “C” or “C++” styles. “C”-style comments begin with /* and end with */. Nesting of “C”-style comments is not permitted. The places in an SDF file where it is legal to put “C”-style comments are not defined by this specification. Different annotators may have different capabilities in this regard.

“C++”-style comments begin with // and continue until the end of the current line (the next newline character). Annotators should ignore the double-slash and any text after them on any line in the file.
Syntax Conventions

Notation

- **item** is a symbol for a syntax construct.
- **item ::= definition** the BNF symbol **item** is defined as **definition**.
- **item ::= definition1 | definition2** the BNF symbol **item** is defined either as **definition1** or as **definition2**. (any number of alternative syntax definitions may appear)
- **item?** **item** is optional in the definition (it may appear once or not at all).
- **item* **item** may appear zero or any number of times.
- **item+ **item** may appear one or more times (but may not be omitted).

**KEYWORD** is a keyword and appears in the file as shown. Keywords are shown in uppercase bold for easy identification but are case insensitive.

**VARIABLE** is a symbol for a variable. Variable symbols are shown in uppercase for easy identification. Some variables are defined as one of a number of discrete choices (e.g. HCHAR, which is either a period or a slash). Other variables represent user data such as names and numbers.

Variables

**QSTRING** is a string of any legal SDF characters and spaces, excluding tabs and newlines, enclosed by double-quotes. Except for the double-quote itself, special characters lose their special meaning in a QSTRING.

**NUMBER** is a non-negative (zero or positive) real number, for example: 0, 1, 0.0, 3.4, .7, 0.3, 2.4e2, 5.3e-1

**RNUMBER** is a positive, zero or negative real number, for example: 0, 1, 0.0, -3.4, .7, -0.3, 2.4e2, -5.3e-1

**DNUMBER** is a non-negative integer number, for example: +12, 23, 0

**TSVALUE** is a real number followed by a unit. The number must be 1, 10, 100, 1.0, 10.0, or 100.0. The unit must be us, ns, or ps representing microseconds, nanoseconds and picoseconds, respectively. A space may optionally separate the number and unit. Examples of TSVALUE are 1ns, 100 ps, 1us. See also “Timescale Entry” on page 3-6.
IDENTIFIER is the name of an object in the design. This could be an instance of a design block or cell, a port or a net depending on where the IDENTIFIER occurs in the SDF file. Identifiers can be up to 1024 characters long.

The following characters can be used in an identifier:

- Alphanumeric characters – the letters of the alphabet, all the numbers, and the underscore ‘_’ character. IDENTIFIERS are case-sensitive, i.e. uppercase and lowercase letters are considered different.

- The escape character ‘\’ – if you want to use a non-alphanumeric character as a part of an IDENTIFIER it must be escaped by being prefixed with the ‘\’ character. Examples are shown below. Note – this escaping mechanism is different from Verilog HDL where the entire IDENTIFIER is escaped by placing one escape character (\) before the IDENTIFIER and a white space after the IDENTIFIER. Characters that have special meaning in identifiers, such as ‘[’, ‘]’ and the hierarchy divider, loose that special meaning when escaped.

- Bit specs – to indicate an object selected from an array of objects, for example, a single net selected from a bus, use a “bit spec” at the end of the IDENTIFIER of the array (with no separating white space). A bit spec consists of square brackets (‘[‘ and ‘]’) enclosing a range. To select a single object, the range should be a single positive integer, for example, [4]. To select a contiguous group of objects, the range should be a pair of positive integers separated by a colon (‘:’), for example, [3:31] and [15:0].

- Hierarchy divider character – see “PATH” below.

- Do not use white space (spaces, tabs or newlines) in an IDENTIFIER.

Examples of correct IDENTIFIERs are:

```
AMUX\+BMUX
Cache_Row_\#4
mem_array\[0\:1023\]|(0\:15) ; From a language where square 
 ; brackets indicates arrays 
 ; parentheses indicates bit specs 
pipe4\-done\&enb[3] ; Unescaped square brackets 
 ; represent a bit spec
```

PATH is a hierarchical IDENTIFIER. The names of levels in the design hierarchy must be separated by the hierarchy divider character. This character must not be escaped or it looses its meaning as a hierarchy divider. See “Hierarchy Divider Entry” on page 3-4 for details on how the hierarchy divider character is established.
The formal syntax definition for the Standard Delay Format is given here. It is not possible, using the notation chosen, to clearly show how white-space must be used in the SDF file. Some explanations and comments are included in the formal descriptions. A double-slash (//) indicates comments which are not part of the syntax definition.

\[
\begin{align*}
delay_file & ::= ( \text{DELAYFILE} \ sdf\_header \ \text{cell+} ) \\
sdf\_header & ::= \ sdf\_version \ design\_name? \ date? \ vendor? \ program\_name? \\
& \quad program\_version? \ hierarchy\_divider? \ voltage? \ process? \\
& \quad temperature? \ time\_scale? \\
sdf\_version & ::= ( \text{SDFVERSION} \ \text{QSTRING} ) \\
design\_name & ::= ( \text{DESIGN} \ \text{QSTRING} ) \\
date & ::= ( \text{DATE} \ \text{QSTRING} ) \\
vendor & ::= ( \text{VENDOR} \ \text{QSTRING} ) \\
program\_name & ::= ( \text{PROGRAM} \ \text{QSTRING} ) \\
program\_version & ::= ( \text{VERSION} \ \text{QSTRING} ) \\
hierarchy\_divider & ::= ( \text{DIVIDER} \ \text{HCHAR} ) \\
\text{HCHAR} & ::= . \quad // \text{a period character} \\
& ::= / \quad // \text{a slash character} \\
voltage & ::= ( \text{VOLTAGE} \ rtriple ) \\
& ::= ( \text{VOLTAGE} \ \text{RNUMBER} ) \\
process & ::= ( \text{PROCESS} \ \text{QSTRING} ) \\
temperature & ::= ( \text{TEMPERATURE} \ rtriple ) \\
& ::= ( \text{TEMPERATURE} \ \text{RNUMBER} ) \\
time\_scale & ::= ( \text{TIMESCALE} \ \text{TSVALUE} )
\end{align*}
\]
Cell Entries

Cell entries are defined as follows:

\[
\text{cell} ::= (\text{CELL}\ \text{celltype}\ \text{cell_instance}\ \text{correlation}\?\ \text{timing_spec}\*)
\]

\[
\text{celltype} ::= (\text{CELLTYPE}\ \text{QSTRING})
\]

\[
\text{cell_instance} ::= \text{instance}+
\]

\[
\text{cell_instance} \quad |\quad \text{instancename} = (\text{INSTANCE}\ \text{WILDCARD})
\]

\[
\text{WILDCARD} ::= * \quad // \text{the asterisk character}
\]

\[
\text{instance} ::= (\text{INSTANCE}\ \text{PATH}\?)
\]

\[
\text{correlation} ::= (\text{CORRELATION}\ \text{QSTRING}\ \text{corr_factor}\?)
\]

\[
\text{corr_factor} ::= \text{NUMBER}\ 
\]

\[
\text{Timing Specifications}
\]

Timing specifications are defined as follows:

\[
\text{timing_spec} ::= \text{del_spec}
\]

\[
\text{del_spec} ::= (\text{DELAY}\ \text{deltype}\+)
\]

\[
\text{tc_spec} ::= (\text{TIMINGCHECK}\ \text{tc_def}\+)
\]

\[
\text{deltype} ::= (\text{PATHPULSE}\ \text{input_output_path}\?\ \text{value}\ \text{value}\?)
\]

\[
\text{input_output_path} ::= \text{port_path}\ \text{port_path}
\]

\[
\text{del_def} ::= (\text{IOPATH}\ \text{port_spec}\ \text{port_path}\ \text{rvalue_list})
\]

\[
\text{net_spec} ::= \text{port_instance}
\]

\[
\text{net_instance} ::= \text{net}
\]

\[
\text{net} ::= \text{IDENTIFIER}
\]
SDF File Syntax

tc_def ::= tchk_def
||| cns_def

tchk_def ::= ( SETUP port_tchk port_tchk rvalue )
||| ( HOLD port_tchk port_tchk rvalue )
||| ( SETUPHOLD port_tchk port_tchk rvalue rvalue )
||| ( RECOVERY port_tchk port_tchk rvalue )
||| ( SKEW port_tchk port_tchk rvalue )
||| ( WIDTH port_tchk value )
||| ( PERIOD port_tchk value )
||| ( NOCHANGE port_tchk port_tchk rvalue rvalue )
cns_def ::= ( PATHCONSTRAINT port_instance port_instance+ rvalue rvalue )
||| ( SUM constraint_path constraint_path+ rvalue rvalue? )
||| ( DIFF constraint_path constraint_path value value? )
||| ( SKEWCONSTRAINT port_spec value )

port_tchk ::= port_spec
||| ( COND timing_check_condition port_spec )

constraint_path ::= ( port_instance port_instance )

port_spec ::= port_path
||| port_edge

port_edge ::= ( EDGE_IDENTIFIER port_path )

EDGE_IDENTIFIER ::= posedge
||| negedge
||| 01
||| 10
||| 0z
||| z1
||| 1z
||| z0

port_path ::= port
||| PATH HCHAR port

port ::= scalar_port
||| bus_port

scalar_port ::= IDENTIFIER
||| IDENTIFIER [ DNUMBER ]

bus_port ::= IDENTIFIER [ DNUMBER : DNUMBER ]

port_instance ::= port_path
||| instance port_path
Data values in SDF files are defined as follows:

\[
value ::= ( \text{NUMBER} ) \\
||= ( \text{triple} )
\]

\[
triple ::= \text{NUMBER} : \text{NUMBER}? : \text{NUMBER}?
\\||= \text{NUMBER}? : \text{NUMBER} : \text{NUMBER}?
\\||= \text{NUMBER}? : \text{NUMBER} : \text{NUMBER}
\]

A \text{triple} consists of one, two or three colon-separated \text{NUMBER}s. Each \text{NUMBER} corresponds to a data value in one of three data sets, commonly used (in order) as minimum, typical, and maximum values. If a \text{NUMBER} is omitted, then data is not included for that data set. At least one \text{NUMBER} is required. Both colons must always be present.

\[
rvalue ::= ( \text{RNUMBER} ) \\
||= ( \text{rtriple} )
\]

\[
rtriple ::= \text{RNUMBER} : \text{RNUMBER}? : \text{RNUMBER}?
\\||= \text{RNUMBER}? : \text{RNUMBER} : \text{RNUMBER}?
\\||= \text{RNUMBER}? : \text{RNUMBER} : \text{RNUMBER}
\]

Apart from allowing negative numbers (\text{RNUMBER} instead of \text{NUMBER}), an \text{rtriple} is essentially the same as a \text{triple}.

\[
rvalue\_list ::= ( \text{rvalue} ) \\
||= ( \text{rvalue} ) ( \text{rvalue}? ) \\
||= ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) \\
||= ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) \\
||= ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? ) ( \text{rvalue}? )
\]

The number of \text{rvalues} you can specify is limited to one, two, three, six or twelve. A complete discussion of the use of \text{rvalue\_list} is included in “Specifying Delay Values” on page 3-17.
Path delay conditional expressions are used in conjunction with IOPATH entries and are defined as follows:

\[
\text{conditional_port_expr} ::= \text{simple_expression} \\
||= ( \text{conditional_port_expr} ) \\
||= \text{UNARY_OPERATOR} ( \text{conditional_port_expr} ) \\
||= \text{conditional_port_expr BINARY_OPERATOR conditional_port_expr}
\]

\[
\text{simple_expression} ::= ( \text{simple_expression} ) \\
||= \text{UNARY_OPERATOR} ( \text{simple_expression} ) \\
||= \text{port} \\
||= \text{UNARY_OPERATOR port} \\
||= \text{SCALAR_CONSTANT} \\
||= \text{UNARY_OPERATOR SCALAR_CONSTANT} \\
||= \text{simple_expression QM simple_expression CLN simple_expression} \\
||= \{ \text{simple_expression concat_expression?} \} \\
||= \{ \text{simple_expression} \{ \text{simple_expression concat_expression?} \} \}
\]

\[
\text{concat_expression} ::= , \text{simple_expression}
\]

QM ::= ?         // a literal question mark
CLN ::= :        // a literal colon

Timing check conditional expressions are defined as follows:

\[
\text{timing_check_condition} ::= \text{scalar_port} \\
||= \text{INVERSION_OPERATOR} \text{scalar_port} \\
||= \text{scalar_port EQUALITY_OPERATOR SCALAR_CONSTANT}
\]

This section defines the logical constants used in SDF conditional port expressions and timing check conditions.

\[
\text{SCALAR_CONSTANT} ::= 1'b0      // logical zero \\
||= 1'b1      // logical one \\
||= 1'B0      // logical zero \\
||= 'B1       // logical one \\
||= 'b0       // logical zero \\
||= 'b1       // logical one \\
||= 'B0       // logical zero \\
||= 'B1       // logical one \\
||= 0         // logical zero \\
||= 1         // logical one
\]
This section defines the operators used in SDF conditional port expressions and timing check conditions.

**UNARY_OPERATOR**

```plaintext
::= + // arithmetic identity
||= - // arithmetic negation
||= ! // logical negation
||= ~ // bit-wise unary negation
||= & // reduction unary AND
||= ~& // reduction unary NAND
||= | // reduction unary OR
||= ~| // reduction unary NOR
||= ^ // reduction unary XOR
||= ^~ // reduction unary XNOR
||= ~^ // reduction unary XNOR (alternative)
```

**INVERSION_OPERATOR**

```plaintext
::= ! // logical negation
||= ~ // bit-wise unary negation
```

**BINARY_OPERATOR**

```plaintext
::= + // arithmetic sum
||= - // arithmetic difference
||= * // arithmetic product
||= / // arithmetic quotient
||= % // modulus
||= == // logical equality
||= != // logical inequality
||= === // case equality
||= !== // case inequality
||= && // logical AND
||= || // logical OR
||= < // relational
||= <= // relational
||= > // relational
||= >= // relational
||= & // bit-wise binary AND
||= | // bit-wise binary inclusive OR
||= ^ // bit-wise binary exclusive OR
||= ^~ // bit-wise binary equivalence
||= ~^ // bit-wise binary equivalence (alternative)
||= >> // right shift
||= << // left shift
```

**EQUALITY_OPERATOR**

```plaintext
::= == // logical equality
||= != // logical inequality
||= === // case equality
||= !== // case inequality
```
This section describes the operation of the equality operators used in SDF conditional port expressions and timing check conditions. These operators return a logical value representing the result of the comparison, which is 1 for TRUE and 0 for FALSE but may also be X.

\( a == b \) (logical equality) will be TRUE (1) only if \( a \) and \( b \) are of known logical state (0 or 1) and equal and FALSE (0) only if \( a \) and \( b \) are known and not equal. If either \( a \) or \( b \) is X or Z, then the result will be X.

\( a != b \) (logical inequality) will be TRUE (1) only if \( a \) and \( b \) are known and not equal and FALSE (0) only if \( a \) and \( b \) are known and equal. If either \( a \) or \( b \) is X or Z, then the result will be X.

\( a === b \) (case equality) will be TRUE (1) if \( a \) and \( b \) are of the exact same logical state, including the X and Z states, and FALSE (0) otherwise.

\( a !== b \) (case inequality) will be TRUE (1) if \( a \) and \( b \) are of different logical states, including the X and Z states, and FALSE (0) otherwise.

This section defines the precedence rules of SDF operators in descending order.

```
! ~                      highest precedence
* / %
+ -
<< >>
< <= > >=
== != === !==
&
^ ^~
|  
&&
|| lowest precedence
```
SDF File Examples

SDF File Example 1
SDF File Example 2
SDF File Example 3
SDF File Example 4
The SDF file example, shown on the next page, is based on the schematic shown below.

Figure 4  SDF Example Schematic

```
(DELAYFILE
  (SDFVERSION "1.0")
  (DESIGN "system")
  (DATE "Saturday September 30 08:30:33 PST 1990")
  (VENDOR "Yosemite Semiconductor")
  (PROGRAM "delay_calc")
  (VERSION "1.5")
  (DIVIDER /)
  (VOLTAGE 5.5:5.0:4.5)
  (PROCESS "worst")
  (TEMPERATURE 55:85:125)
  (TIMESCALE 1ns)
  (CELL
    (CELLTYPE "system")
    (INSTANCE block_1)
    (DELAY
      (ABSOLUTE
        (INTERCONNECT P1/z    B1/C1/i  (.145::.145) (.125::.125))
        (INTERCONNECT P1/z    B1/C2/i2 (.135::.135) (.130::.130))
        (INTERCONNECT B1/C1/z  B1/C2/i1 (.095::.095) (.095::.095))
      )))
  )
)```

February 1994
SDF File Example 1

(INTERCONNECT B1/C2/z B2/C1/i (.145:.145) (.125:.125))
(INTERCONNECT B2/C1/z B2/C2/i1 (.075:.075) (.075:.075))
(INTERCONNECT B2/C2/z P2/i (.055:.055) (.075:.075))
(INTERCONNECT B2/C2/z D1/i1 (.255:.255) (.275:.275))
(INTERCONNECT D1/z B2/C2/i2 (.155:.155) (.175:.175))
(INTERCONNECT D1/z P3/i (.155:.155) (.130:.130))
)
)

(CELL
  (CELLTYPE "INV")
  (INSTANCE B1/C1)
  (DELAY
    (ABSOLUTE
      (IOPATH i  z (.345:.345) (.325:.325) )
    )
  )
)

(CELL
  (CELLTYPE "OR2")
  (INSTANCE B1/C2)
  (DELAY
    (ABSOLUTE
      (IOPATH i1  z (.300:.300) (.325:.325) )
      (IOPATH i2  z (.300:.300) (.325:.325) )
    )
  )
)

(CELL
  (CELLTYPE "INV")
  (INSTANCE B2/C1)
  (DELAY
    (ABSOLUTE
      (IOPATH i  z (.345:.345) (.325:.325) )
    )
  )
)

(CELL
  (CELLTYPE "AND2")
  (INSTANCE B2/C2)
  (DELAY
    (ABSOLUTE
      (IOPATH i1  z (.300:.300) (.325:.325) )
      (IOPATH i2  z (.300:.300) (.325:.325) )
    )
  )
)

(CELL
  (CELLTYPE "INV")
  (INSTANCE D1)
  (DELAY
    (ABSOLUTE
      (IOPATH i  z (.380:.380) (.380:.380) )
    )
  )
)
)
This example shows how you can use the **COND** construct with the **IOPATH** and **TIMINGCHECK** constructs.

```sdf
(DELAYFILE
  (SDFVERSION "2.0")
  (DESIGN "top")
  (DATE "Feb 21, 1992  11:30:10")
  (VENDOR "Cool New Tools")
  (PROGRAM "Delay Obfuscator")
  (VERSION "v1.0")
  (DIVIDER .)
  (VOLTAGE :5:)
  (PROCESS "typical")
  (TEMPERATURE :25:)
  (TIMESCALE 1ns)
  (CELL
    (CELLTYPE "CDS_GEN_FD_P_SD_RB_SB_NO")
    (INSTANCE top.ff1)
    (DELAY
      (ABSOLUTE
        (COND (TE == 0 && RB == 1 && SB == 1)
          (IOPATH (posedge CP) Q (2:2:2) (3:3:3) )
        )
      )
      (ABSOLUTE
        (COND (TE == 0 && RB == 1 && SB == 1)
          (IOPATH (posedge CP) QN (4:4:4) (5:5:5) )
        )
      )
      (ABSOLUTE
        (COND (TE == 1 && RB == 1 && SB == 1)
          (IOPATH (posedge CP) Q (6:6:6) (7:7:7) )
        )
      )
      (ABSOLUTE
        (COND (TE == 1 && RB == 1 && SB == 1)
          (IOPATH (posedge CP) QN (8:8:8) (9:9:9) )
        )
      )
      (ABSOLUTE
        (IOPATH (negedge RB) Q (1:1:1) (1:1:1) )
      )
      (ABSOLUTE
        (IOPATH (negedge RB) QN (1:1:1) (1:1:1) )
      )
      (ABSOLUTE
        (IOPATH (negedge SB) Q (1:1:1) (1:1:1) )
      )
      (ABSOLUTE
        (IOPATH (negedge SB) QN (1:1:1) (1:1:1) )
      )
    )
  )
  (DELAY
    (ABSOLUTE
      (PORT D (0:0:0) (0:0:0) (5:5:5) )
    )
  )
)
```

(ABSOLUTE
  (PORT CP (0:0:0) (0:0:0) (0:0:0) ) )
(ABSOLUTE
  (PORT RB (0:0:0) (0:0:0) (0:0:0) ) )
(ABSOLUTE
  (PORT SB (0:0:0) (0:0:0) (0:0:0) ) )
(ABSOLUTE
  (PORT TI (0:0:0) (0:0:0) (0:0:0) ) )
(ABSOLUTE
  (PORT TE (0:0:0) (0:0:0) (0:0:0) ) )
)
(TIMINGCHECK
  (SETUP D (COND D_ENABLE (posedge CP)) (1:1:1) )
  (HOLD D (COND D_ENABLE (posedge CP)) (1:1:1) )
  (SETUPHOLD TI (COND TI_ENABLE (posedge CP)) (1:1:1) (1:1:1))
  (WIDTH (COND ENABLE (posedge CP)) (1:1:1) )
  (WIDTH (COND ENABLE (nedge CP)) (1:1:1) )
  (WIDTH (nedge SB) (1:1:1) )
  (WIDTH (nedge RB) (1:1:1) )
  (RECOVERY (posedge RB) (COND SB (nedge CP)) (1:1:1) )
  (RECOVERY (posedge SB) (COND RB (nedge CP)) (1:1:1) )
)
SDF File Example 3

This example shows how State Dependent Path Delays can be annotated using COND and IOPATH constructs.

```
(DELAYFILE
  (SDFVERSION "2.0")
  (DESIGN "top")
  (DATE "Nov 25, 1991 17:25:18")
  (VENDOR "Slick Trick Systems")
  (PROGRAM "Viability Tester")
  (VERSION "v3.0")
  (DIVIDER .)
  (VOLTAGE :5:)
  (PROCESS "typical")
  (TEMPERATURE :25:)
  (TIMESCALE 1ns)
  (CELL
    (CELLTYPE "XOR2")
    (INSTANCE top.x1)
    (DELAY
      (INCREMENT
        (COND i1 (IOPATH i2 o1 (2:2:2) (2:2:2) ) )
      )
      (INCREMENT
        (COND i2 (IOPATH i1 o1 (2:2:2) (2:2:2) )
      )
      (INCREMENT
        (COND ~i1 (IOPATH i2 o1 (3:3:3) (3:3:3) )
      )
      (INCREMENT
        (COND ~i2 (IOPATH i1 o1 (3:3:3) (3:3:3) )
      )
    )
  )
)
```
SDF File Example 4

This example shows how to forward annotate timing constraints. The key to specifying SDF constraints is to identify INSTANCE-PINS of library cells. In the example shown below I2 is an instance and H01 is a PIN (port) on that instance.

(DELAYFILE
  (SDFVERSION "1.0")
  (DESIGN "testchip")
  (DATE "Dec 17, 1991 14:49:48")
  (VENDOR "Big Chips Inc.")
  (PROGRAM "Chip Analyzer")
  (VERSION "1.3b")
  (DIVIDER .)
  (VOLTAGE :3.8: )
  (PROCESS "worst")
  (TEMPERATURE : 37:)
  (TIMESCALE 10ps)
  (CELL
    (CELLTYPE "XOR")
    (INSTANCE )
    (TIMINGCHECK
      (PATHCONSTRAINT I2.H01 I1.N01 (989:1269:1269) )
      (PATHCONSTRAINT I2.H01 I3.N01 (904:1087:1087) )
    )
  )
)
Delay Model Recommendation

Introduction
The Delay Model
Introduction

The delay model provides a guideline for using SDF in ASIC application tools. All constructs in SDF should be directly applicable to the delay model. ASIC timing is divided into forward annotation and back-annotation. Although SDF supports both timing concepts, this section concentrates on ASIC timing back-annotation model. A future release of SDF will provide an abstract model for forward annotation.

The following section defines the delay model and provides rules that should be adhered to to ensure proper interpretation and usage of SDF constructs.
The delay model consists of the following timing objects:

1. Interconnect delay (INT), represented by the `INTERCONNECT` delay construct in SDF.
2. Path delay (PD), represented by `IOPATH` delay construct in SDF.
3. State-dependent path delay (SDPD), represented by `COND` keyword in SDF.
4. Port delay (IPD), represented by `PORT` delay construct in SDF.
5. Net delay (ND), represented by `NETDELAY` construct in SDF. Note this timing object is a degenerate interconnect delay.
6. Device delay (DEV), represented by `DEVICE` construct in SDF. Note when specified with a cell output port, this timing object is a degenerate path delay; when specified with a primitive instance, this timing object is its intrinsic delay.
7. Path pulse (PP), represented by `PATHPULSE` construct in SDF.
8. Timing checks (TC), represented with several keywords in SDF depending on the type of the timing checks.
THE DELAY MODEL

Rules

1. Path delay is described between any input (or bidirectional) port to any output (or bidirectional) port in the same cell.

2. Multiple path delays can be defined for any output (or bidirectional) port.

3. Multiple path delays can be defined between any pair of ports only by using state dependent delays.

4. Path delay can have up to twelve transition states with twelve different delay values.

5. Negative timing values for absolute input-output path, port, net, device and interconnect delays may default to zero in certain application tools.

6. Interconnect delay is described between any output (bidirectional) port of a cell to any input (bidirectional) port of any cell.

7. Multiple interconnect delays from different sources can be described for any input (bidirectional) port, destination port.

8. Depending on the type of the timing check, it can be applied to a single or a pair of ports.

9. Timing checks are allowed from an output port to another output port.

10. Timing checks are applied after the interconnect delays are applied.

11. Negative timing values in timing checks are allowed. Some application tools may use the negative values while others may compile them as zero values.

12. INTERCONNECT delays cannot be used if NETDELAY and/or PORT delays are specified between the same source and destination signals.

13. Similarly, NETDELAY and/or PORT delays cannot be used if INTERCONNECT delay is specified between the same source and destination signals.

14. IOPATH delay cannot be used if DEVICE delay is specified between the same ports within the same cell.

15. Similarly, DEVICE delay cannot be used if IOPATH delay is specified between the same ports within the same cell.

16. All timing objects using the internal nodes may be ignored by application tools that have no concept of the internal nodes.

17. For the same timing object, delay annotation is executed in the sequential order as encountered in a single SDF file.
The next release of SDF, we propose to clean up the timing model and make it consistent for its application in ASIC design and verification. You are advised to report to your OVI LM-TSC member for disapproval. The following timing objects and syntax constructs will be considered for removal in the next major release of SDF:

- The `NETDELAY` construct

- The alternative for identifying cell instances by repetition on the `INSTANCE` keyword, for example:
  
  ```
  ( INSTANCE a1 )( INSTANCE b1 )( INSTANCE c1 )
  ```

  The removal of this alternative would require all instances to be identified using a complete hierarchical path with the hierarchy divider character, for example:

  ```
  ( INSTANCE a1.b1.c1 )
  ```

- The `port_instance` BNF symbol and its definition:

  ```
  port_instance ::= instance port_path.
  ```

  Everywhere this symbol is presently used in the SDF syntax, it would be replaced with `port_path`, which is presently an alternative definition for this symbol. This would require ports identified as follows:

  ```
  ( INSTANCE a1.b1.c1 )clk
  ```

  or

  ```
  ( INSTANCE a1.b1 )c1.clk
  ```

  to be identified instead thus:

  ```
  a1.b1.c1.clk
  ```
A

ABSOLUTE keyword
example 3-16
syntax 4-5

annotator 2-3
conditional path delays 3-19
conditional timing checks 3-25
conflicting correlation factors 3-11
correlation groups 3-10, 3-12
dealing with rvalue lists 3-17
delays 3-17
edge specifications 3-25
globalpathpulse 3-15
narrow-pulse propagation 3-14
net delays 3-21
omitted data values 3-17, 3-18
value selection from triple 3-17
where to apply data in design 3-9, 3-10

definition in SDF 2-6
example 5-6
formal syntax description 4-6
in forward-annotation 2-5

CORRELATION keyword
example 3-12
syntax 4-5

D

data values
example of omitted 3-18
specifying 3-17

DATE keyword
example 3-3
syntax 4-4
delay calculator, see timing calculator

DELAY keyword
syntax 4-5

DELAYFILE keyword
example 3-1
syntax 4-4
use 3-1
delays
models supported by SDF 2-7
negative values 2-2, 6-3

DESIGN keyword
syntax 4-4
use, see design name entry
design name entry 3-3

DEVICE keyword
example 3-22, 3-23
syntax 4-5
timing model 2-7

DIFF keyword
example 3-32
syntax 4-6

DIVIDER keyword
example 3-4
syntax 4-4

F

forward-annotation 2-5

G

GLOBALPATHPULSE keyword
example 3-15
syntax 4-5
timing model 2-7
H
- hierarchical path
  - formal syntax description 4-3
  - specifying hierarchy divider character 3-4
- HOLD keyword
  - example 3-27
  - syntax 4-6

I
- identifiers
  - formal syntax description 4-3
- INCREMENT keyword
  - example 3-16
  - syntax 4-5
- INSTANCE keyword
  - example 3-9, 3-10
  - syntax 4-5
- INTERCONNECT entries
  - mapping to port delays 3-21
- INTERCONNECT keyword
  - example 3-21
  - syntax 4-5
  - timing model 2-8
- internal nodes
  - rules for 6-3
  - use in timing models 2-8
- IOPATH keyword
  - example 3-19, 3-20
  - syntax 4-5
  - timing model 2-7

K
- KEYWORD
  - notation in syntax description 4-2

N
- NETDELAY keyword
  - example 3-21
  - removal in SDF 3.0 6-4
  - syntax 4-5
  - timing model 2-8
- NOCHANGE keyword
  - example 3-30
  - syntax 4-6
- notation used in syntax descriptions 4-2

O
- Open Verilog International, see OVI
- OVI
  - headquarters 1-2
- OVI LM-TSC
  - acknowledgements 1-3
  - proposals for SDF 3.0 6-4

P
- PATHCONSTRAINT keyword
  - example 3-31, 5-6
  - syntax 4-6
- PATHPULSE keyword
  - example 3-15
  - syntax 4-5
  - timing model 2-7
- PERIOD keyword
  - example 3-30
  - syntax 4-6
- PORT keyword
  - example 3-20
  - syntax 4-5
  - timing model 2-8
- portability of SDF files
  - internal nodes 2-8
- PROCESS keyword
  - example 3-5
  - syntax 4-4
- PROGRAM keyword
  - example 3-4
  - syntax 4-4

R
- RECOVERY keyword
  - example 3-28
  - syntax 4-6
- rules
  - for using SDF 6-3

S
- SDF
  - using in the design process 2-1
- SDF files
  - examples 5-1, 5-3, 5-5, 5-6
  - introduction to 1-1
  - sequential order of 6-3
  - using multiple in one design 2-1
SDF header 3-1, 3-2–3-6
SDF version entry 3-2
timescale entry 3-6
SDF Version 2.1
changes from 2.0 1-4
introduction to 1-1
SDF Version 3.0
proposals for 6-4
SDF version entry 3-2
SDFVERSION keyword
example 3-2
see also SDF version entry
syntax 4-4
SETUP keyword
example 3-26
syntax 4-6
SETUPHOLD keyword
example 3-27
syntax 4-6
SKEW keyword
example 3-28
syntax 4-6
SKEWCONSTRAINT keyword
example 3-33
syntax 4-6
state dependent delays
example 3-20, 5-3, 5-5
syntax of expressions 4-8
SUM keyword
example 3-32
syntax 4-6
synthesis
SDF files in 2-5

T
TEMPERATURE keyword
example 3-5
syntax 4-4
timescale entry 3-6
TIMESCALE keyword
example 3-6
syntax 4-4
timing calculator 2-2
timing checks
application after interconnect delay 2-8, 3-20, 6-3
definition in SDF 2-6
formal syntax description 4-6
negative values 6-3
timing constraints, see constraints
timing models
supported by SDF 2-7
TIMINGCHECK keyword
syntax 4-5

V
VARIABLE
notation in syntax description 4-2
VENDOR keyword
example 3-3
syntax 4-4
VERSION keyword
example 3-4
syntax 4-4
VOLTAGE keyword
example 3-5
syntax 4-4

W
WIDTH keyword
example 3-29
syntax 4-6
wildcard instance specification 3-9
wire path delays 3-20