



Wave	Symbol
D0:tr0:v(hspice_near_end)	
D0:tr0:v(ibus_near_end)	

* verification (veri) deck for ata4n1kxv33t3t12c for typ case




Wave	Symbol
D0:tr0:v(hspice_far_end)	
D0:tr0:v(ibus_far_end)	

* verification (veri) deck for ata4n1kxv33t3t12c for typ case




Wave	Symbol
D0:tr0:v(hspice_near_end)	
D0:tr0:v(ibus_near_end)	

* verification (veri) deck for ata4n1kxv33t3t12c for typ case




Wave	Symbol
D0:tr0:v(hspice_far_end)	
D0:tr0:v(ibus_far_end)	

* verification (veri) deck for ata4n1kxv33t3t12c for typ case



Wave	Symbol
D0:tr0:v(hspice_near_end)	
D0:tr0:v(ibis_near_end)	

* verification (veri) deck for ata4n1kxv33t3t12c for typ case



Wave	Symbol
D0:tr0:v(hspice_far_end)	
D0:tr0:v(ibis_far_end)	

* verification (veri) deck for ata4n1kxv33t3t12c for typ case

