

# IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK

## Version 4.0

### Revision 0.5

Prepared By:  
The IBIS Open Forum

Senior Editor:  
Michael Mirmak  
Intel Corp.

Contributors:  
John Angulo, Mentor Graphics Corp.  
Ian Dodd, Mentor Graphics Corp.  
Lynne Green, Green Streak Programs  
Syed Huq, Cisco Systems  
Arpad Muranyi, Intel Corp.  
Bob Ross, Teraspeed Consulting Group

From an original by Stephen Peters

- Rev 0.0 - August 10, 2004
- Rev 0.1 – September 9, 2004
- Rev 0.2 – October 5, 2004
- Rev 0.3 – October 7, 2004
- Rev. 0.4 – October 15, 2004 – added series/series switch descriptions; incorporated written feedback from Arpad, updated the single-ended totem-pole buffer diagrams, reformatted document with appropriate labels and table of contents; used buffer or component in place of device in many cases; incorporated new SSO language; added new differential type diagrams.
- Rev. 0.5 – October 21, 2004 – minor editorial changes, including fonts on examples; added captions to all drawings; added a new [Pin Mapping] description, with diagram; added diagrams to the “Series Element “ section

<b>1.0</b>	<b>INTRODUCTION</b> .....	<b>1</b>
1.1	QUICK OVERVIEW OF AN IBIS FILE .....	1
1.2	STEPS TO CREATING AN IBIS MODEL.....	2
<b>2.0</b>	<b>PRE-MODELING STEPS</b> .....	<b>3</b>
2.1	BASIC DECISIONS.....	3
2.1.1	<i>Model Version and Complexity</i> .....	3
2.1.2	<i>Specification Model vs. Part Model</i> .....	3
2.1.3	<i>Fast and Slow Corner Model Limits</i> .....	4
2.1.4	<i>Inclusion of SSO Effects</i> .....	4
2.2	INFORMATION CHECKLIST .....	4
2.3	TIPS FOR COMPONENT BUFFER GROUPING .....	5
<b>3.0</b>	<b>EXTRACTING THE DATA</b> .....	<b>6</b>
3.1	EXTRACTING I-V AND SWITCHING DATA VIA SIMULATIONS.....	6
3.1.1	<i>Extracting the I-V Data</i> .....	6
3.1.2	<i>Sweep Ranges</i> .....	7
3.1.3	<i>Making Pullup and Power Clamp Sweeps Vcc Relative</i> .....	8
3.1.4	<i>Diode Models</i> .....	8
3.2	EXTRACTING THE RAMP RATE OR V-T WAVEFORM DATA .....	8
3.2.1	<i>Extracting Data for the [Ramp] Keyword</i> .....	8
3.2.2	<i>Extracting Data for the Rising and Falling Waveform Keywords</i> .....	9
3.2.3	<i>Minimum Time Step</i> .....	10
3.2.4	<i>Multi State Drivers</i> .....	10
3.2.5	<i>Differential Buffers</i> .....	11
3.3	OBTAINING I-V AND SWITCHING INFORMATION VIA LAB MEASUREMENT .....	14
<b>4.0</b>	<b>PUTTING THE DATA INTO AN IBIS FILE</b> .....	<b>15</b>
4.1	BASIC SYNTAX: KEYWORDS AND THEIR DEFINITIONS.....	15
4.1.1	<i>IBIS File Header Information</i> .....	15
4.1.2	<i>Component and Pin Information</i> .....	16
4.1.3	<i>The [Model] Keyword</i> .....	17
4.2	DATA CHECKING .....	27
4.2.1	<i>Data Completeness</i> .....	27
4.2.2	<i>I-V and V-T Matching</i> .....	27
4.3	DATA LIMITING .....	29
4.4	REDUNDANCY PREVENTION.....	30
4.5	ADVANCED KEYWORDS AND CONSTRUCTS .....	35
4.5.1	<i>[Model Selector]</i> .....	35
4.5.2	<i>[Submodel]</i> .....	36
4.5.3	<i>[Model Spec]</i> .....	37
4.5.4	<i>[Driver Schedule]</i> .....	38
4.5.5	<i>Series Elements</i> .....	41
4.5.6	<i>[Diff Pin]</i> .....	45
<b>5.0</b>	<b>VALIDATING THE MODEL</b> .....	<b>45</b>
<b>6.0</b>	<b>CORRELATING THE DATA</b> .....	<b>47</b>
<b>7.0</b>	<b>RESOURCES</b> .....	<b>48</b>

## 1.0 Introduction

This cookbook describes the steps required to produce IBIS models for digital integrated circuits (ICs). IBIS (officially, EIA standard 656-A, IEC 62014-1) stands for I/O Buffer Information Specification. IBIS models provide a standardized way of representing the electrical characteristics of an digital IC's pins (input, output, or I/O buffers) behaviorally, i.e., without revealing the underlying circuit's structure or process information.

The purpose of this document is to describe how to gather the information required to produce an IBIS model, as well as some of the common pitfalls to avoid when creating the IBIS file itself. Note that the basic behavioral information in an IBIS model can be obtained either by direct measurement of the component or transistor level simulation of the component's buffers. This cookbook describes both methods. The cookbook is targeted towards generating models of CMOS, GTL, and bipolar parts, and applies to models generated for IBIS versions 3.2 and 4.0. For the most recent version of the specification-and other IBIS documents visit the IBIS web page. For access information, see the [Resources](#) section later in this cookbook.

The intended audience of this cookbook is those responsible for performing the measurements or simulations that gather I/O buffer data, as well as those responsible for actual IBIS model creation. Persons involved in SI or system level PC board simulations may also benefit by reading this document. It is assumed that the reader has some familiarity with behavioral modeling of I/O buffers and analog simulation.

### 1.1 Quick Overview of an IBIS File

An IBIS file contains, in a human readable ASCII format, the data required to behaviorally model a component's input, output and I/O buffers. Specifically, the data in an IBIS file is used to construct a model useful for performing signal integrity (SI) simulations and timing analysis of printed circuit (PC) boards. The fundamental information needed to perform these simulations is a buffer's I-V (current vs. voltage) and switching (output voltage vs. time) characteristics. Please note that the IBIS specification does NOT define an executable simulation model – it is a standard for the formatting and transfer of data. As such, the specification defines what the information included in an IBIS file represents and how it is to be gathered. It does not specify what an analog simulation application does with the data.

IBIS models are component-centric. That is, an IBIS file allows one to model an entire component, not just a particular input, output or I/O buffer. Therefore, in addition to the electrical characteristics of a component's buffers an IBIS file includes a component's pin-to-buffer mapping, and the electrical parameters of the component's package.

In general an output or I/O buffer is characterized behaviorally using the following information:

- The buffer's output I-V characteristics when the output is in the logic low state
- The buffer's output I-V characteristics when the output is in the logic high state
- The buffer's output I-V characteristics when the output is forced below ground and above the power supply rail (referred to as its 'beyond the rail' characteristics)
- The time it takes a buffer's output to switch logic states (i.e. from low to high and high to low)
- The buffer's capacitance

For an input buffer the required information is reduced to:

- The buffer's input I-V characteristics (including its 'beyond the rail' characteristics)
- The buffer's capacitance

The above information is included in an IBIS file using 'keywords'. A keyword is a word or phrase surrounded by square brackets. Keywords are followed either by specific parameters or tables of data. For instance, the [Model] keyword would be used to encapsulate the I-V and V-T tables, plus other data, for individual single-ended I/O buffer. Some keywords are required, but most are optional. At a minimum, a valid IBIS file contains the following data and keywords.

1. Information regarding the file itself and name of the component being modeled. This information is contained under the keywords [IBIS Ver], [File Name], [File Rev], [Component] and [Manufacturer].
2. Information about the package's electrical characteristics and the pin to buffer model mapping (i.e. which pins are connected to which buffer models). This information is included under the [Package] and [Pin] keywords.
3. The data required to model each unique input, output and I/O buffer design on the component. The [Model] keyword introduces the data set for each unique buffer. As describe above, buffer are characterized by their I-V tables and switching characteristics. This information is included using the keywords [Pullup], [Pulldown], [GND clamp], [POWER Clamp] and [Ramp]. In addition, the required parameters to the [Model] keyword specify a models type (input, output, I/O, open\_drain, etc.) and its input or output capacitance.

The details of constructing an IBIS model from data are included in the chapter [Putting the Data Into an IBIS File](#) later in this document.

## 1.2 Steps to creating an IBIS Model

There are five basic steps to creating an IBIS model of a component:

1. Perform the pre-modeling activities. These include deciding on the model's complexity, determining the voltage, temperature and process limits over which the IC operates and the buffer model will be characterized, and obtaining the component related (electrical characteristics and pin-out) and use information about the component. See the chapter titled [Pre-Modeling Steps](#).
2. Obtain the electrical (I-V tables and rise/fall) data for output or I/O buffers either by direct measurement or by simulation. See the chapter titled [Extracting the Data](#). This chapter may also be used by those who are doing the simulations required to gather the data but not actually creating the IBIS file.
3. Format the data into an IBIS file and run the file through the Golden Parser. See the chapter titled [Putting Data Into an IBIS File](#).
4. If the model is generated from simulation data, validate the model by comparing the results from the original analog (transistor level) model against the results of a behavioral simulator that uses the IBIS file as input. See the chapter titled [Validating the Model](#).
5. When the actual silicon is available (or if the model is from measured data), compare the IBIS model output to the measured output. See the chapter titled [Correlating the Data](#).

The rest of this cookbook documents these steps in detail.

## 2.0 Pre-Modeling Steps

### 2.1 Basic Decisions

Before one creates an I/O buffer model there are several basic questions that must be answered regarding the model's complexity, operational limits, and use requirements. Answering these questions requires not only a knowledge of the buffer's physical construction, but also a knowledge of the final application in which the IC will be used, and any specific requirement the model users may place on the model. These questions cannot be answered by the model creator alone; they generally require the involvement of both the buffer designer and members of the team responsible for insuring that the I/O buffers are useable in a system environment. This team is referred to as the interconnect simulation team. Together, the model creator and interconnect simulation team must determine the following:

#### 2.1.1 Model Version and Complexity

Based on the characteristics and construction of the I/O buffer itself, and the model user's simulator capability, you must decide what IBIS version of the model to make. Different IBIS versions, as denoted by the [IBIS Ver] keyword, support different features. Additionally, the checking rules used by the IBIS Golden Parser change slightly with each version. In general, models should use the highest [IBIS Ver] version number supported by the Golden Parser and by their simulation tools. Similarly, following good engineering practice, use the simplest model that will suffice.

For standard CMOS buffers with a single stage push-pull or open drain outputs, a version 1.1 model is the starting point. A version 1.1 model allows a buffer to be described using a low state and high state I-V table, along with a linear ramp that describes how fast the buffer switches between states. IBIS version 2.1 adds support for tables of V-T data, in addition to support for ECL and dual-supply buffers, ground bounce from shared power rails, differential I/O buffers, termination components, and controlled rise-time buffers. A version 2.1 or above model will be required if the I/O buffer has any of the following characteristics:

- Multiple Supply Rails -- A version 2.1 (or higher) model is required if the ESD diodes buffer contains diode effects – from parasitic diodes or Electrostatic Discharge (ESD) diodes – which are referenced connected to a different power rail than the pullup or pulldown transistors, or if the I/O uses more than one supply (for example, a buffer whose output swings from below ground or above Vcc).
- Non-Linear Output Switching Waveform – A version 2.1 (or higher) model is required if the I/O buffer's output voltage vs. time waveform (its V-T waveform) when switching low-to-high or high-to-low cannot be accurately described using a linear ramp rate value is significantly non-linear. This is the case for GTL technology, or for any buffer that uses “graduated turn on” type technology. Note that even if an I/O buffer can be modeled successfully using IBIS version 1.1, a version 2.1 model must be used if the project wants to take advantage of the V-T waveform tables in version 2.1 in order to give the user a “golden waveform”.
- In addition, a version 2.1 model description is required if the model maker wishes to enable the user to perform ground bounce simulations via ganging by connecting several buffers together on a common supply rail. See the [Pin Mapping] keyword description below.

IBIS version 3.2 and above supports an electrical board description, multi-staged scheduled or buffers or buffers which may use multiple I-V tables buffers and diode transient times, among other features.

#### 2.1.2 Specification Model vs. Part Model

A model can be made to represent a specific existing component or can be made as a representative (non-existing) encapsulation of an external specification. Specification vs. Part is a major factor in determining if and how much guard-banding or de-rating a model requires. Generally, a “spec model” is based on an existing part, then the strength and edge rate of the model is adjusted to meet the best and worst case parameters of a

particular specification. For example, an GTL buffer model for a particular processor may give a worst case Vol of 0.4 V at 36 mA. However, if the GTL specification allows for a worst case Vol of 0.6 V at 36 mA the model's pulldown table may be adjusted (or de-rated) to describe the specification and not just the behavior of an individual part.

### 2.1.3 Fast and Slow Corner Model Limits

The IBIS format provides for slow (weakest drive, slowest edge), typical and fast (strongest drive, fastest edge) corner models. These corners are generally determined by the environmental (temperature and power supply) conditions under which the silicon is expected to operate, the silicon process limits, and the number of simultaneous switching outputs. The interconnect team or project must supply the model developer with the environmental, silicon process, and operational (number of SSOs) conditions that define the slow, typical and fast corners of the model. *Please note that for an output buffer model to be useful for flight time simulations these conditions MUST match those used for specifying the buffer's Tco parameter.*

### 2.1.4 Inclusion of SSO Effects

Closely related to the discussion on model limits is the decision on how to include Simultaneous Switching Output (SSO) effects. SSO effects can be included explicitly in a model by measuring the I-V and edge rate characteristics under SSO conditions. For example, a buffer's I-V characteristic can be measured with all the adjacent buffers turned on and sinking current, or the buffer's edge rate may be measured while adjacent buffers are also switching. Alternatively, a model that represents a single buffer in isolation may be created, then several buffers may be connected to a common power or ground rail via the [Pin Mapping] keyword. The former method (including SSO effects in the I-V and edge rate V-T tables) has the advantage that the resulting model is straight forward to verify and less dependent on any particular simulator's capability. Note however, the [Pin Mapping] keyword method does give the user the ability to perform explicit ground bounce simulations and devise specific 'what if' scenarios.

Note that the information provided under IBIS 4.0 and earlier versions only describes the output behavior of buffers under loaded conditions. Therefore, SSO simulations will only be based on the behavior at the pad and not upon information extracted about the current profile of the supplies as the buffer switches. Different distributions of internal buffer current may result in the same behavior at the pad. Different simulation tools may therefore make radically different assumptions regarding SSO behavior for the same IBIS data. Check with your simulation tool vendor for details on their specific assumptions and IBIS SSO simulation algorithms.

## 2.2 Information Checklist

Once the above decisions have been made, the model maker can begin the process of acquiring the specific information needed to generate the IBIS model for the component. Some of this information is specific to the component as a whole and goes directly into the IBIS file itself, while some items are needed to perform the required simulations. In general, the model maker will need the following:

IBIS Specification	Acquire, read and become familiar with the IBIS specification.
Buffer Schematics	Acquire a schematic of each of the different types of input, output and I/O buffers on the component. If at all possible, use the same schematic that the silicon designers use for simulating Tco. Make sure that the schematic includes ESD diodes (if present in the design) and a representation of the power distribution network of the package. From these schematics determine the type of output structure (standard CMOS totem-pole, open-drain, etc.) for each different type of output or I/O buffer on the IC.

Clamp Diode and Pullup references	Determine if the buffer uses a different voltage reference (power supply rail) for the clamp diodes than that used for the pullup or pulldown transistors. This may be the case when dealing with components that are designed to be used in mixed 3.3 V/5 V systems.
Packaging information	Find out in what packages the component is offered. A separate IBIS model is required for each package type. Acquire a pinout list of the component (pin name to signal name mapping) and determine the pin name to buffer type mapping.
Packaging Electricals	Acquire the electrical characteristics (inductance, capacitance and resistance) of the component's package for each pin to buffer connection (package stub). This becomes the R_pin, L_pin and C_pin parameters of the [Pin] keyword or the R_pkg, L_pkg and C_pkg of the [Package] keyword.
Signal information	Determine which signals can be ignored for modeling purposes. For example, test pads or static control signals may not need a model. These may be listed as NC in the [Pin] list.
Die capacitance	Obtain the capacitance of each pad (the C_comp parameter). This is the capacitance seen when looking from the <b>pad</b> back into the buffer for a fully placed and routed buffer design, exclusive of package effects (note that the phrases "Cdie" or "die capacitance" may be used in other industry contexts to refer to the capacitance of the entire component as measured between the power supply rails).
Vinl and Vinh Parameters	A complete IBIS model of an input or I/O buffer includes the Vinl and Vinh parameters. Vinl is the maximum pad or pin voltage at which the receiving buffer's logical state would still be a logical "low" or "0." Vinh is the minimum pad or pin voltage at which the receiving buffer's logical state would still be a logical "high" or "1."
Tco Measurement Conditions	Find out under what loading conditions an output or I/O buffer's Tco (propagation delay, clock to output) parameter is measured. This includes the load capacitance, resistance and voltage (Cref, Rref and Vref parameters) as well as the output voltage crossing point at which Tco is measured (the Vmeas parameter).

### 2.3 Tips For Component Buffer Grouping

One of the first tasks when building an IBIS model of a component is determining how many individual buffer models have to be created. Separate buffer models are required for each different buffer design or structure (number and connection of the transistor elements) the component uses. Begin by first separating a component's pins into inputs, outputs and I/Os. Then for each group of pins determine how many buffer designs are present. For example, a clock input may have a different input design or diode structure than the rest of the component's inputs. Also, be aware that even if all the output or I/O signals are driven by the same buffer design, separate output or I/O models may be required if a group of signals have different C\_comp parameters or Tco measurement conditions. Once the number of separate buffer models has been determined, the actual buffer model creation process can begin.

## 3.0 Extracting the Data

Once the pre-modeling steps have been performed, the process of gathering the components required I-V and switching information can begin. Output and I/O buffers need both I-V tables and rise/fall times, input buffer require I-V tables only. There are two ways to get this information:

- For pre-silicon models use circuit simulation tools to obtain the information over the worst cases of process and temperature variations, then correlate the model against the actual silicon.
- When the actual silicon is available, use the data from physical measurements to build the model. However, it is difficult to get worst case min and max data over process and temperature this way.

The first sections of this chapter explains how to obtain the I-V and V-T information from a transistor level model of the buffer, either by use of the Spice to IBIS translator or by doing your own simulations. [Section 3.3](#) in this chapter explains how to gather this information via measurement. It is assumed that the reader has some background in doing transistor level simulations and/or the use of lab equipment.

### 3.1 Extracting I-V and Switching Data via Simulations

A model creator can extract the required I-V and V-T information directly through their own simulations. The following section explains how to perform these simulations.

#### 3.1.1 Extracting the I-V Data

The first step to extracting the required I-V tables is understanding the buffer's operation. Analyze the buffer schematic and determine how to put the buffer's output into a logic low, logic high and (if applicable) high impedance (3-state) state. As mentioned above, the schematic should include the R, L and C parameters associated with the on die power supply distribution and ground return paths as well as any ESD or protection diodes. The schematic should also indicate if the power clamp or ground clamp diode structures are tied to a voltage rail (voltage reference) different than that used by the pullup or pulldown transistors.

##### 3.1.1.1 Simulation Setup

A typical simulation setup for an output or I/O buffer is shown in Figure 1 below. For this example the buffer being analyzed is a standard 3-state buffer with a single push-pull output stage.

**Figure 1 - Example I-V Simulation Setup**

All measurement are made at the output node (pad) as shown above. Remove all package lead (R<sub>pin</sub>, L<sub>pin</sub>, C<sub>pin</sub>) parasitics. However, any series resistors present between the pad and the pullup/pulldown transistors are included.

The output buffer is connected to an independent voltage source. Set the buffer's input(s) so that the desired output state (low, high, off) is obtained, then using a DC or 'transfer function' analysis sweep the voltage source over the sweep range  $-V_{cc}$  to  $V_{cc} * 2$  while recording the current at the output node. If a DC analysis causes convergence problems an alternative method is to do a 'transient analysis'. The voltage source becomes a slow (100 mV/ms) linear ramp function driving the output node. The current into the output node is measured, as is the voltage at the node with respect to a lab reference, then the resulting I-T and V-T data is combined into a single I-V table. Note that a transient function analysis may require post simulation data manipulation.

##### 3.1.1.2 3-state Buffers

For an I/O (3-stateable) buffer, four sets of I-V tables are required; one with the pulldown transistor turned on (output in the low state), one with the pullup transistor turned on (output in the high state), and two with the output in a high impedance state. The data gathered while the output is in the low state is used to construct the

[Pulldown] table. Data gathered when the output is in the high state is used to construct the [Pullup] table. Pulldown I-V data is referenced to ground while pullup I-V data is referenced to Vcc. (Referencing pullup data to Vcc means that the endpoints of the sweep range are adjusted as Vcc is adjusted; refer to the section titled [Making Pullup and Power Clamp Sweeps Vcc Relative](#) for more details.) Data for the [GND Clamp] keyword is taken with the output in the high impedance state and is ground relative, while data for the [POWER Clamp] keyword is also taken with the output in a high impedance state but with the data Vcc relative. Each set of tables must be repeated under the minimum, typical and maximum corner conditions and must cover the entire sweep range.

Thus, a buffer with 3-state capabilities would require the following 12 I-V data sets:

- Pulldown I-V under minimum, typical and maximum conditions, data ground relative
- Pullup I-V under minimum, typical and maximum conditions, data Vcc relative
- High Impedance state I-V under minimum, typical and maximum conditions, data ground relative
- High Impedance state I-V under minimum, typical and maximum conditions, data Vcc relative

### 3.1.1.3 Output Only Buffers

For a output only (non 3-state) output buffer only two sets of tables are needed; one with the pulldown transistor turned on (output in the low state), and one with the pullup transistor turned on (output in the high state). As before, pulldown I-V data is referenced to ground while pullup I-V data is referenced to Vcc. Because an output only buffer does not have a 3-state mode the power and ground clamp diode tables cannot be isolated from the transistor tables; the beyond the rail data is simply included in the pullup and pulldown I-V data. The [GND Clamp] and [POWER Clamp] keywords are not required for an output only buffer.

### 3.1.1.4 Open Drain Buffers

Open-drain or open-collector type buffers only require three sets of I-V data: [Pulldown], [GND Clamp] and [POWER Clamp]. Data for the [Pulldown] table is gathered as described previously. [POWER Clamp] and [GND Clamp] data is gathered by turning off the pulldown transistor then doing the two I-V sweeps as described above for an I/O buffer in the high impedance state. Note that an open drain buffer may not require the full  $-V_{cc}$  to  $V_{cc} * 2$  sweep range; refer to the section below entitled [Sweep Ranges](#).

### 3.1.1.5 Input Buffers

When gathering I-V data for input buffers the same general setup is used, only the variable voltage source is placed on the input node. Input buffers require only [POWER Clamp] and [GND Clamp] I-V data. As with the output buffer, [GND Clamp] data is gathered via a voltage sweep with the voltage source referenced to ground and the [POWER Clamp] data is gathered by a voltage sweep with the voltage source Vcc relative. If an input buffer includes weak resistors to power or ground their I-V tables are included into the respective ground clamp or power clamp I-V data.

## 3.1.2 Sweep Ranges

As per the IBIS specification I-V data must be supplied over the range of voltages the output could possibly see in a transmission line environment. Assuming that a buffer's output swings from ground to Vcc (where Vcc is the voltage given by the [Voltage Range] or [Pullup Reference] keywords) this range is  $-V_{cc}$  (the maximum negative reflection from a shorted transmission line) to  $V_{cc} * 2$  (the maximum positive reflection from an open circuited transmission line). However, be aware that if a buffer is operating in an environment where its output could be actively driven beyond these limits the I-V table must be extended further. Consider, for example, a 3.3 V I/O buffer operating in a mixed 3.3 V/5 V system. While the buffer's output may only drive from 0 to 3.3 V, a five volt buffer connected to this output may drive the output node beyond 3.3 V volts. In this case I-V data should be supplied over a full -5 V to +10 V range. Likewise, an open collector or open drain buffer may

be terminated in a voltage ( $V_{pullup}$ ) different than that given by the [Voltage Range] keyword. In this case it is permissible to supply the pullup and pulldown data over the range  $-V_{pullup}$  to  $V_{pullup} * 2$ .

It is recognized that semi-conductor buffer models may not be well behaved over these ranges, so it is acceptable to lessen the actual sweep range then use linear extrapolation to get to the required endpoints. For example, suppose one were attempting to gather the I-V data for a typical 5 V buffer. The IBIS specification requires I-V data over the full -5 V to 10 V range. The model maker may choose to limit the simulation sweep to -2 V to +7 V, and then extrapolate to the final -5 V to +10 V range. Be aware however, that the simulation sweep range must be enough to forward bias any ESD/protection diodes or the diodes intrinsic to the output transistor structures.

### 3.1.3 Making Pullup and Power Clamp Sweeps Vcc Relative

As stated earlier the pullup and power clamp data is relative to  $V_{cc}$ . In order to make the pullup and power clamp data  $V_{cc}$  relative (and to enter this I-V data into IBIS's table format properly) adjust the starting and ending endpoints of these sweep to follow the variations in  $V_{cc}$ . For example, suppose one were gathering the pullup data for a standard 3.3 V buffer whose  $V_{cc}$  specification was 3.3 V +/- 10% (i.e. the operating  $V_{cc}$  ranged from 3.0 V minimum to 3.6 V maximum). The sweep voltage under typical conditions would range from -3.3 V to +6.6 V. For minimum conditions, where the  $V_{cc}$  was adjusted to 3.0 V, the sweep voltage should also be adjusted negative 0.3 V, to sweep from -3.6 V to +6.3 V. Likewise, for maximum conditions, adjust the sweep endpoint positive 0.3 V so the sweep covers -3.0 V to 6.9 V. By gathering the data in this manner the corresponding voltage data point in all three data sets represent the same 'distance' from  $V_{cc}$ . Note that the 9.9 V sweep RANGE remains the same for all three simulations.

### 3.1.4 Diode Models

When doing digital I/O buffer designs most of the analysis is concerned with the buffer's  $T_{co}$  parameter and output impedance. Very little attention is paid to a buffer's 'beyond the rail' operation. Thus, the diode models included in buffer's schematic may be included for layout or completeness only, and are most likely 'perfect' diodes with no intrinsic resistance. Likewise, if the design relies on the intrinsic diode structure of the output transistors to provide output protection the transistor models may not properly model this mode of operation. Therefore, when doing simulation in these voltage regions one may get unrealistically large (e.g., kiloamp) power and ground clamp currents. If this is a problem the model creator has a couple of options. Working with the buffer designer the diode or transistor models can be enhanced to include the proper junction or bulk resistance. Note that with large ESD structures the metal resistance can be relatively large—on the order of a few ohms – and this should be included in the design. If an actual buffer is available the model creator can measure the power and ground clamp I-V data directly.

## 3.2 Extracting the Ramp Rate or V-T Waveform Data

Simulations to obtain the ramp rate and/or V-T (output voltage vs. time) tables are relatively straight forward. For each simulation corner (minimum, typical, maximum) four V-T data sets are required; one rising and one falling set for the buffer output switching low to high and one rising and one falling set for the buffer output switching high to low. This data can then be reported as a rising and falling  $dV/dt$  ratios (the 'ramp rate') or the actual V-T data may be reported directly.

### 3.2.1 Extracting Data for the [Ramp] Keyword

If the output switching (V-T) waveform of a buffer can be approximated by a linear ramp (i.e. the V-T waveform has no abrupt changes in shape, there are no 'pedestals' in the waveform, etc.) then the V-T data may be reported as a rising and falling ramp rate ( $dV/dt$ ) by using the [Ramp] keyword. Data for the [Ramp] keyword is extracted using the simulation setup shown in figure two below. This setup is the one described in IBIS versions 1.1 and 2.1, and is applicable for extracting rise and fall data for a standard single stage, push-pull TTL or CMOS buffer.

**Figure 2 – Simulation Setup for extracting Ramp Rate Information**

Obtain rise and fall time data by setting the simulator for a transient analysis simulation. The control inputs of the buffer are set to enable the buffer outputs and a driving waveform is applied to the buffer input. The slew rate of the input stimulus driving waveform should match the internal slew rate of the technology (i.e. the slew rate of the pre-driver that would normally drive the final output stage). Rising edge ramp rate data is obtained by placing a load resistance from the output to ground then stimulating the buffer so that the output switches from low to high. Falling edge ramp data is captured with the load resistor tied to Vcc. Use a load resistance of 50 ohms. If the buffer does not have enough drive capability to make a significant output transition then a higher value of load resistance may be used, but this must be noted in the IBIS file (see the description of the [Ramp] keyword in the IBIS specification for specific details). For an open drain or ECL type buffer, measure the rise and fall times into the load resistor and voltage used by the manufacturer when specifying propagation delays. As with the I-V simulations the package lead (L\_pin, R\_pin, C\_pin) parasitics must be removed. However, simulations are performed with C\_comp included in the circuit. Note that to avoid errors when trying to correlate later simulations with those used to extract rise/fall time information, use the same “time step” throughout the simulation and correlation procedure.

### 3.2.2 Extracting Data for the Rising and Falling Waveform Keywords

In IBIS version 2.1 V-T data may be reported directly by using the [Rising Waveform] and [Falling Waveform] keywords. These two keywords are generally required if the output switching waveform of the buffer is significantly non-linear (this is the case with most ‘controlled rise time’ or ‘graduated turn on’ style buffers). The use of these keywords is also indicated if the buffer incorporates a delay between the turning off of one output transistor and the turning on of the other (i.e. the V-T waveform contains a pedestal). Finally, the model creator may wish to include the V-T data directly so that the model itself includes its own verification feature. By including this ‘golden waveform’ the model user may perform a simulation with the buffer driving the same load as was used to generate the V-T waveforms. The results of this simulation should match the V-T waveform as given in the IBIS file, thereby verifying that the users simulator is producing the proper results. When doing simulations to extract V-T data for the [Rising Waveform] and [Falling Waveform] keywords a variety of load circuits are used, depending on the technology of the buffer. The intent is that by picking the proper load(s) and termination voltage(s), the turn-on time, turn-off time (and overlap between the two) of the pullup and pulldown stages of the buffer can be isolated and a more accurate behavioral model constructed. Following are the recommended loads and waveforms to collect, as specified by the various CAE vendors that support IBIS models.

**Table 1 - Recommended Load Circuits and Waveforms for V-T Data Extraction**

Technology	# of Waveforms	Notes	Load Circuit and Waveform
Standard Push/Pull – CMOS	4	(1)	1R + 1F driving 50 ohms to Vcc 1R + 1F driving 50 ohms to GND
Standard Push/Pull – TTL	8	(1)	1R + 1F driving 50 ohms to 3.5v 1R + 1F driving 50 ohms to GND 1R + 1F driving 7 ohms to Vcc 1R + 1F driving 500 ohms to GND
Open Drain/Collector– CMOS, TTL and GTL	2	(1) (2)	1R + 1F into manufactures suggested Vterm and Rterm (pullup resistor and voltage)
Open Source/Emitter – CMOS	2	(1) (2)	1R + 1F into manufactures suggested

and TTL			Vterm and Rterm (pulldown resistor and voltage)
ECL	2	(1) (2)	1R + 1F into manufactures suggested Vterm and Rterm (pulldown resistor and voltage)

Note:

(1) 1R = one rising waveform, 1F = one falling waveform

(2) if recommended termination resistor is >100 ohms, include 1R +1F driving 50 ohms to Vterm

**Note:**

Be aware that not all CAE vendors' simulation software will use all the given waveforms. If in doubt, check with your CAE vendor.

As with the simulations for ramp rate the slew rate of the driving waveform should match the internal slew rate of the technology. For meaningful results all of the above rising and falling waveforms should be taken with the package lead parameters (R\_pin, L\_pin and C\_pin or R\_pkg, L\_pkg and C\_pkg) and fixture reactive elements (L\_fixture and C\_fixture) set to zero. (The L\_fixture and C\_fixture parameters are included as parameters of the [Rising Waveform] and [Falling Waveform] keywords only for use in documenting a measurement setup or creating complex loads for simulator comparison and validation via a golden waveform.) As noted in the IBIS specification itself, it is critical that all rising and falling waveforms be time correlated. In other words, the rising (falling) edge data in each of the rising (falling) edge waveform tables must be entered with respect to a common reference point on the input waveform used to stimulate the buffer.

In addition to the above recommended V-T waveforms, additional waveforms may be included for simulator validation purposes. These waveforms are referred to as 'golden waveforms' because their intent is to supply a reference waveform that the simulator attempts to match, not raw V-T data that the simulator uses to construct the behavioral model. Unlike the recommend loads above, the load circuits used to generate golden waveforms can include reactive elements. Two popular golden waveform loads are 50 ohms to (Vcc - GND) / 2, and a 50 pF load to ground. The model maker may also wish to include a waveform of the buffer driving a load that represents the typical load found in the buffer's intended application.

Finally, some buffers may show slightly different rising and falling edge characteristics depending on how much time the buffer has had to settle from a previous output transition. Some projects may ask that the model creator extract ramp or V-T data from the second or third output transition in a series.

**3.2.3 Minimum Time Step**

As a rule of thumb, set the minimum time step so that there are between 30 to 50 data points in a rising or falling V-T table. If the V-T waveform is especially complex more points may be required (note however that the V-T waveform tables can contain no more than 100 points under IBIS 3.2; IBIS 4.0 permits up to 1000 points per V-T waveform). If the data is going to be reduces to a dV/dt under the [Ramp] keyword then fewer points may be required.

**3.2.4 Multi-State Stage Drivers**

~~This section is still under construction.~~

Some buffer designs involve staged or graduated activation of the buffer as a function of time. For these buffers, a single set of V-T and I-V tables may only correctly describe one of the stages through which the buffer passes in any one transition. In this case, the [Driver Schedule] keyword may be used to combine several sets of V-T and I-V tables as a function of time. See Section 4.5.4 below.

Collecting data on multi-stage drivers is highly dependent on the structure of the buffer. If

**SECTION INCOMPLETE**

### 3.2.5 Differential Buffers

~~If the buffer under consideration is differential, data collection becomes more complex.~~

Differential buffers refer to two separate classes of

In general, three types of differential buffer designs are common, distinguished by whether a current relationship exists between the pads. The three types are:

- two current sources switched simultaneously between pads, with internal bias (true differential)
- a current source switched between two terminated pads (half-differential)
- a pair of single-ended buffers, with complementary drive patterns (pseudo-differential)

A true differential buffer resembles the following, conceptually.





Figure 3.1

Note that, in this design, the current sources are considered to always be “on.” “PAD” and “/PAD” are the pads of the buffer, and are assumed to have complementary logic states. The switches, usually implemented by transistors, channel current through the resistive path between “PAD” and “/PAD” and, by extension, through any load connected between the pads. During normal operation, both “A” switches would be matched in state (either on or off), as would the “B” switches. However, switches at “A” should not be in the same state simultaneously with switches at “B.”

Both the internal resistive path and any load between the pads would see a current which reverses direction as the states of the switches at “A” and “B” change. The voltage source acts to bias the output waveform at a common mode voltage equal to that of the voltage source output.

A half-differential buffer resembles the following, conceptually.



**Figure 3.2**

Note that, in this design, the current source is considered to always be “on.” “PAD” and “/PAD” are the pads of the buffer, and are assumed to have complementary logic states. The switches, usually implemented by transistors, channel current through the resistive termination at “PAD” or “/PAD.” During normal operation, the switches should not be on simultaneously. A resistive load between the pads would see a current which reverses direction as the states of the switches change.

Finally, observe that the same design can function with resistors terminated to  $V_{cc}$  and the current source connected to ground.

A pseudo-differential buffer resembles the following, conceptually.




Figure 3.3: Pseudo-Differential Buffer

Note that the buffer consists solely of two single-ended buffers driven in a complementary fashion. Excluding return path effects, no currents flow between the pads of the buffer.

A single data extraction procedure may be used for all three types. However, not all data from the procedure will be meaningful in all cases.

### 3.2.5.1 Differential I-V Collection

To generate the

{section incomplete}

### 3.2.5.2 Differential V-T Collection

Once the differential buffer I-V curves have been generated, the data can be used in the extraction of differential V-T data.

{section incomplete}

### 3.2.5.3 Differential C\_comp

{section incomplete}

### 3.3 Obtaining I-V and Switching Information via Lab Measurement

You can obtain I-V tables and rise/fall time information from the actual buffer, using the following lab setup:

- A programmable power supply with an output capable of sinking and sourcing current while maintaining the required output voltage. The output must be floating.
- A curve tracer
- A digital sampling oscilloscope with at least a 4 GHz bandwidth
- A low capacitance probe, e.g. FET
- A test fixture used for DC measurements
- A motherboard or specific test fixture used for transient measurements
- If available, a thermoelectronic hot/cold plate (a peltier device), to control die temperature

To obtain I-V table measurements, mount the component to be tested in the DC test fixture and connect the power and ground pins of the DUT to the programmable power supply. Attach the hot/cold plate to the component with a very thin layer of thermal grease and adjust the temperature as desired. Wait for the die to stabilize at the desired temperature. Select an output on the DUT in the desired state (high or low) and use the curve tracer to obtain the I-V characteristics of the output.

#### Notes

During curve tracing of a tri-stable output, the table contains both the transistor and the diode output characteristics. To obtain tables for the diodes alone, select and curve trace the output in its high impedance state. Buffers containing time-delayed feedback can produce bad results.

Reference the pullup and power clamp data to  $V_{cc}$ , as described in the IBIS specification. You can obtain this data directly by connecting the curve tracer's negative (reference) lead to the  $V_{cc}$  supply of the DUT, then setting the curve tracer for a negative sweep. Make sure no ground path connects back through the AC line between the component ground and power supply ground. For standard pulldown and clamp diode tables, attach the negative lead to the DUT's GND supply and use a positive sweep direction. Ensure the supply is floating.

Note that the curve tracer may not be able to sweep the entire range required by the IBIS specification. In this case the model creator must extrapolate the tables to the required range.

Capturing rise/fall time data requires either a specific test fixture or a motherboard to which the DUT can be attached. Rise/fall time measurements require an oscilloscope with at least a 4 GHz bandwidth. Take into account the effect on the rise/fall times of the packaging and capacitive load. Use a probe with extremely low loading, i.e. 1 pf or less, such as a FET probe. The probe grounding should be less than 0.5 inches; i.e., don't use the standard 6 inch probe grounds.

Take an oscilloscope picture of a buffer driving a known load. Then, using the known packaging parameters and measured I-V tables, construct a simulation model of the buffer using a best guess of the rise/fall time. With an IBIS simulator, adjust the rise/fall times in the model until the simulation results match the oscilloscope waveforms. For greater control, lift the pin under test from any load other than the scope probe and simulate with a package and probe model.

## 4.0 Putting the Data Into an IBIS File

By this point, the user should have a set of data showing the behavior of the buffer under a variety of environment and design conditions. The data set will include I-V (buffer strength) and, where appropriate, V-T (buffer speed) tables under several conditions load types. Also, The file may or may not include die capacitance information per corner should be available. The All this data must now be reformatted into an IBIS model.

The basic objective of any program that converts data to the IBIS format is to properly express the buffer's behavior in a way "understandable" to IBIS-compatible tools. This involves several specific steps:

- basic syntax: representing the data under the proper IBIS keywords
- data checking: making sure the data is not self-contradictory
- data limiting: fitting the data within the IBIS size constraints
- redundancy prevention: ensuring that design aspects are not improperly "double-counted" under separate IBIS keywords

The following sections detail the specifics behind these steps.

The remainder of the document describes a bi-directional buffer – one capable of both driving a signal into a load and also receiving a signal from an outside world. However, many other buffer types exist; where appropriate, the differences in treatment needed for these other types will be described.

The authors assume that the user is interested in either using a currently-available tool to convert data to IBIS format or is trying to perform this task himself. Several software tools exist to ease IBIS data conversions. These include:

- S2IBIS3 (SPICE2IBIS3, a free SPICE-based conversion tool)

These tools perform many or all of the steps described later in this document.

### 4.1 Basic Syntax: Keywords and Their Definitions

An IBIS file consists of three parts, with an optional 'external' package description. The three parts consist of are:

1. general information about the file itself and the component being modeled
2. the component's name, pin-out and pin-to-buffer mapping
3. behavioral descriptions of each unique buffer type design in that component.

Note that an IBIS file can contain a description of more than one component (i.e. parts 2 and 3 above can be repeated several times within one IBIS text file). For more information refer to the description of the [Component] keyword in the specification.

#### 4.1.1 IBIS File Header Information

The first section of an IBIS file contains basic information about the file itself and the data in it. This section includes the following keywords:

Table 2

Keyword	Required?	Description
[IBIS Ver]	Yes	What version of IBIS this file uses.

[Comment char]	No	Change the comment character. By default it's the pipe ( ) character
[File Name]	Yes	Name of this file. Remember that all file names must be lower case. The file name extension for an IBIS file is .ibs
[File Rev]	Yes	The revision level of this file (or model). The specification contains guidelines for assigning revision levels.
[Date]	No	Date this file was created
[Source]	No	The source of the data in this file. Is it from a data book? Simulation data? Measurement?
[Notes]	No	Component or file specific notes. Please see the discussion below.
[Disclaimer]	No	May be legally required
[Copyright]	No	The files copyright notice

The use of these keywords is self-explanatory. Note that while the [Date], [Source], etc. keywords are not required, their use is strongly recommended. The [Notes] keyword is especially valuable, in that the model creator can include in the IBIS file such information as:

- Specific model and simulator use information. For example, if the file is marked as IBIS revision 2.1 the [Notes] keyword may specify what specific 2.1 features a simulator must support. Specific model use requirements or caveats may also be described here.
- Information on SSO conditions. Under what switching conditions (i.e. how many SSO's) were the minimum, typical and maximum corners derived? Was the buffer's Tco taken under the same conditions (it should **have been**)?
- Additional package modeling information may be included
- The models validation level may also be described

#### 4.1.2 Component and Pin Information

This section of an IBIS file is where the 'data book' information regarding the component's pinout, pin to buffer mapping, and the package and pin electrical parameters are placed.

**Table 3**

Keyword	Required?	Description
[Component]	Yes	The name of the component being modeled. Standard practice has been to use the industry standard part designation. <b>Note that IBIS files may contain multiple [Component] descriptions.</b>

[Manufacture]	Yes	The name of the component manufacturer
[Package]	Yes	This keyword contains the range (minimum, typical and maximum values) over which the packages' lead resistance, inductance and capacitance vary (the R_pkg, L_pkg and C_Pkg parameters).
[Pin]	Yes	This keyword is where the pin to buffer mapping information is put. In addition, the model creator can use this keyword to list the R, L and C data for each individual pin (R_pin, L_pin and C_pin parameters).
[Package Model]	No	If the component model includes an external package model (or uses the [Define Package Model] keyword within the IBIS file itself) this keyword indicates the name of that package model.
[Pin Mapping]	No	This keyword is used if the model creator wishes to include information on which I/O or output pins share power and ground connections. This information is used by a simulator when doing simulations involving multiple outputs switching.
[Diff Pin]	No	This keyword is used to associate buffers which should be driven in a complementary fashion as a differential pair. <del>only if the component contains differential pins.</del> Please see section 4.5.7 for instructions on using this keyword.

Again, these keywords are pretty well explained in the specification. Note that for ~~most some~~ components the required keywords [Component], [Manufacturer], [Package] and [Pin] are all that are needed to build the model. The [Pin] keyword is where the pins of the component are defined, and each of the buffer models created are mapped to specific pins. As described in the specification, there must be a buffer model (as called out by the [Model] keyword) for each non power/ground/no-connect pin.

R\_pkg, L\_pkg and C\_pkg are the overall (min and max) values of the packages lead resistance, inductance and capacitance. The *numerically largest* values of R, L and C are listed as the 'max' values, while the *numerically smallest* values of R, L and C are listed as the 'min' values.

~~Note the [Pin Mapping] keyword. If a particular buffer model is intended to represent that buffer in isolation, then the [Pin Mapping] keyword can be used to gang several buffers together in order to perform a simulation that includes the effects of multiple outputs switching. If the model is intended to be used with the [Pin Mapping] keyword information then that should be noted in the [Notes] section. Note however that not all simulators support this feature.~~

### 4.1.3 The [Model] Keyword

The [Model] keyword starts the description of the data for a particular buffer. While a buffer model can appear quite complex, most buffers can be described using just a few of the parameters and keywords.

#### 4.1.3.1 Parameter section

A model description starts with the user specifying a few basic parameters. These parameters tell the simulator what type of buffer the model represents, and some 'data book' characteristics of the buffer that enable simulators to do automatic error checking.

**Table 4**

[Model] Parameter	Required	Description
Model_Type	Yes	Defines the type of buffer (input, output, I/O, etc.)
Polarity	No	The polarity of the signals driven by this buffer (high true or low true).
Enable	No	The polarity of this buffer's output enable signal (if applicable)
Vinl, Vinh	No	The buffer's input logic thresholds
C_comp	Yes	Buffer input or output capacitance. Note the discussion on 'min' and 'max' values of C_comp included in the text below. C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C_comp_ground_clamp are optional.
Vmeas, Cref, Rref, Vref	No	Provides the simulator with this buffer's Tco measurement conditions

The IBIS specification gives an extensive list of possible buffer types. Peruse this list carefully to choose your buffer type. Note that if an input or I/O buffer type is chosen the user must specify the Vinl and Vinh parameters or verify that the IBIS defaults are correct. The Vinl and Vinh parameter are included so that simulators can flag signal integrity violations and perform timing calculations. In addition, all output or I/O type buffer models should include the Vmeas, Cref, Rref and Vref parameters. Including these parameters allows a simulator to do board level timing calculations.

The C\_comp parameter specifies the buffer's input, output or I/O capacitance and can have a typical, minimum and maximum value. Note that when constructing the IBIS file the *numerically largest* value of C\_comp is listed as the 'max' value while the *numerically smallest* value of C\_comp is listed as the 'min' value. C\_comp min and max values do not necessarily correlate with the min and max conditions under which the I-V and switching data was gathered. C\_comp represents only the capacitance of the transistors, die pad and **on-die** interconnect for an individual buffer. It does not include package capacitance.

C\_comp is best generated using one of three methods:

- performing an AC or frequency sweep analysis of the buffer
- placing a resistive load at the output and calculating the RC charging or discharging time in a transient analysis
- driving the pad using a voltage source and dividing the source current by the dV/dt

Note that C\_comp, properly understood, is frequency- and voltage-dependent. The die capacitance – in addition to the overall impedance—of a buffer may change as the operating period increases or decreases. The IBIS model C\_comp should be generated at the most likely operating frequency of the buffer.

#### 4.1.3.2 Temperature and Voltage Keywords

Once the basic buffer type and data book parameters have been specified the temperature and voltage ranges over which the buffer operates is given by the following keywords.

**Table 5**

Keyword	Required?	Description
---------	-----------	-------------

[Temperature Range]	No	The temperature range over which the min, typ and max I-V and switching data has been gathered. If not specified then 0, 50 and 100 degrees C is assumed.
[Voltage Range]	Yes	The range over which Vcc is varied to obtain the min, typ and max pullup and power clamp data.
[Pullup Reference] [Pulldown Reference] [POWER Clamp Reference] [GND Clamp Reference]	No	Allows the user to specify alternate references (i.e. voltage rails) for any of the four I-V tables.

The [Temperature Range] keyword is self-explanatory. Note that the ‘min’ and ‘max’ temperature values listed in an IBIS file correspond to the conditions under which the ‘min’ and ‘max’ I-V and switching data was taken. For example, if the minimum (weakest drive, slowest edge) data was taken at 85 degrees C, and the maximum data were taken at 0 degrees C, then ‘85’ would be entered in the ‘min’ column and 0 would be entered into the ‘max’ column. Note that these conditions may be different for different technologies; for example, weak or slow CMOS buffer behavior may be found at high temperatures while weak or slow BJT buffer behaviors will more likely found at low temperatures.

The [Voltage Range] keyword specifies the range over which Vcc is varied to obtain the min, typ and max conditions. In addition, this keyword supplies the default voltage reference value for the pullup and power clamp I-V tables. Normally, the [Voltage Range] keyword is all that is required. However, if a buffer uses multiple power supply rails the alternate keywords are used. Very specifically, if the model creator gathers pullup or power clamp I-V data using a voltage reference other than that called out by the Vcc keyword, then the [Pullup Reference] or [POWER Clamp Reference] keywords are used. Use of these keywords is probably best shown by example.—

The following simple diagram represents the concept behind almost any single-ended IBIS model, regardless of its design complexity.




Figure 4.1

[POWER Clamp] and [GND Clamp], describing the buffer's behavior when driving high, low, tri-stated and receiving a high signal and tri-stated and receiving a low signal, respectively. While many buffers are much more complex than this diagram indicates, the DC characteristics of the buffer can be neatly fit under these keywords.

The diagram below portrays more detail of the actual connections and electrical relationships between a CMOS buffer and the IBIS [Model] I-V keywords.




Figure 4.2

The drawing illustrates that the bulk or substrate connections of the driving transistors would be connected to the [GND Clamp Reference] in the case of the [Pulldown] or the [POWER Clamp Reference] in the case of the

[Pullup]. The parasitic diodes between the shared node at the pad and the reference voltage supplies will appear in the extracted [POWER Clamp] and [GND Clamp] tables, in addition to any discrete diode structures connected to the buffer pad.

A summary of the I-V keywords is shown below.

Keyword	Required?	Description
[Pulldown]	No	Data gathered while an output or I/O buffer is in the logic low state is entered here. This keyword is not used for input buffers.
[Pullup]	No	Data gathered while an output or I/O buffer is in the logic high state is entered here. This keyword is not used for input buffers.
[GND Clamp]	No	I-V table when the input or output of a buffer is driven below ground (or the reference specified by the [GND Clamp Reference] keyword)
[POWER Clamp]	No	I-V table when the input or output of a buffer is driven above $V_{cc}$ (or the reference specified by the [POWER Clamp Reference] keyword)

~~The first thing one notices is that,~~sStrictly speaking, none of the four I-V tables ~~are is~~ mandatory. Non 3-state buffers (i.e. buffers where one cannot isolate separate power and ground clamp diode effect) require only the [Pulldown] and [Pullup] keywords. Input buffers use only the [GND Clamp] and [POWER Clamp] keywords. 3-state buffers require all four keywords. Open drain/collector buffers can make the current data in the [Pullup] table all zeros, or omit the [Pullup] keyword altogether. Each keyword is followed by a set of data in tabular format. Enter the gathered I-V data into the appropriate tables. The rules for constructing the I-V tables are as follows:

#### 4.1.3.3 Pulldown

Enter into the [Pulldown] table the I-V data gathered while the output or I/O buffer was in the logic low state. Pulldown data must cover the range of  $-V_{cc}$  to  $V_{cc} * 2$ . If the buffer is a 3-state or I/O design then first subtract the ground clamp current from the pulldown current then enter the result into the [Pulldown] table. Note that this will result in a pulldown I-V table that resembles the table below:

Below zero volts the buffer's current starts to increase (become more negative), but then heads back towards zero. While this looks odd, it is OK. When doing simulation with the buffer in its active state a simulator sums the ground clamp I-V table with the pulldown I-V table to arrive back at the original pulldown I-V table.





Figure 4.3

#### 4.1.3.4 Ground Clamp

Enter into the [GND Clamp] table the ground clamp I-V data. For I/O buffers this is the ground relative data gathered while the buffer was in the high impedance state. The data in table must cover the range of  $-V_{cc}$  to  $V_{cc}$ , though power clamp effects must be removed from the data appearing under the [GND Clamp] keyword in the final IBIS model.




#### 4.1.3.5 Pullup

Enter into the [Pullup] table the data gathered while the output or I/O buffer was in the logic high state. Again, if the buffer is a 3-state design then first subtract the power clamp current from the pullup current then enter the result into the [Pullup] table. Pullup data must cover the range  $-V_{cc}$  to  $V_{cc} * 2$ . As per the specification, the voltage points are entered into the table using the formula:

$$V_{table} = V_{cc} - V_{output}$$

For example, for a standard 5 V buffer the numerical values for voltage listed in the table range from +10 V (when the output is 5 V below ground) to -5 V (when the output is 5 V above  $V_{cc}$ ).


**Pullup I/V curve after subtraction of clamp currents**



#### 4.1.3.6 Power Clamp

Finally, enter into the [POWER Clamp] data the power clamp I-V data. For I/O buffers this is the  $V_{cc}$ -relative data gathered while the buffer was in the high impedance state. The data in the table must cover the range of  $V_{cc}$  to  $V_{cc} * 2$ , though ground clamp effects must be removed from the data appearing under the [POWER Clamp] keyword in the final IBIS model.

### Power Clamp I/V curve after subtraction of Ground Clamp effects



#### 4.1.3.7 Extrapolation Errors

One common error when building clamp tables involves extrapolation errors on the last data point. Most simulators extrapolate the last two data points in a table to calculate values beyond the table's range. Therefore, be sure that all tables going to zero have the last two data points as zero. As an example, the **incorrect** way to enter a diode table is:

Voltage	Current
0.0 V	0 mA
0.6 V	2 mA

With the above, a simulator **will** assume a -2 mA current through the diode at -0.6 V bias, **as the simulator will extrapolate based on the slope of the previous points**. The **correct** way to enter the table is:

Voltage	Current
0.0 V	0 mA
0.4 V	0 mA
0.6 V	2 mA

With this table, the simulator extrapolates the diode table correctly **for all voltages below 0 V**.

#### 4.1.3.8 [Ramp] and Waveform Tables

The last piece of information about an output or I/O buffer is the switching information. This information is contained in the following keywords:

Keyword	Required?	Description
[Ramp]	Yes	Basic Ramp rate information, given as a dV/dt
[Rising Waveform]	No	The actual rising (low to high transition) waveform, given as a V-T table.

[Falling Waveform]	No	The actual falling (high to low transition) waveform, given as a V-T table.
--------------------	----	---

The [Ramp] keyword is always required, even if the [Rising Waveform] and [Falling Waveform] keywords are used. It is important to note that the ramp rate is **not** the instantaneous slew rate of the output. Instead, it is a number that indicates how long it takes the output transistor structures to switch from one state to another. As such, the dV portion of the [Ramp] keyword data is specified to cover the 20% to 80% voltage swing of the output. Specifically, the “ramp rate” as posted in an IBIS file is defined as:

$$\frac{dV}{dt} = \frac{20\% \text{ to } 80\% \text{ voltage swing}}{\text{Time it takes to swing the above voltage}}$$

Do not reduce dV/dt to a single number.

#### 4.1.3.9 Keywords and Specific Buffer Types

The IBIS standard allows a variety of buffer types to be described with I-V and V-T tables. While the specification is flexible in which tables may be included under any keyword, the following table shows the minimum recommended data for any buffer type.

Buffer Type	[Pullup]	[Pulldown]	[POWER Clamp]	[GND Clamp]	Notes
Input	n/a	n/a	Required	Required	
I/O	Required	Required	Required	Required	
I/O_Open_drain	n/a	Required	Required	Required	1
I/O_Open_source	Required	n/a	Required	Required	1
I/O_Open_sink	n/a	Required	Required	Required	1
Open_drain	n/a	Required	Optional	Optional	
Open_source	Required	n/a	Optional	Optional	
Open_sink	n/a	Required	Optional	Optional	
3-state	Required	Required	Optional	Optional	2
Series Switch	n/a	n/a	n/a	n/a	3
Series	n/a	n/a	n/a	n/a	3
Output	Required	Required	Optional	Optional	4
Terminator	n/a	n/a	n/a	n/a	3
Input_ECL	n/a	n/a	Required	Required	
I/O_ECL	Required	Required	Required	Required	2
Output_ECL	Required	Required	Optional	Optional	4
3-state_ECL	Required	Required	Optional	Optional	2

1 Data under "n/a" keywords may be included, if the current is set equal to 0.

2 Functionally similar to "I/O"

3 Special syntax required

4 Clamp data may be included, but is added to the required data when the buffer drives

Strictly speaking, V-T tables are not required under the IBIS specification. However, for accurate modeling, certain combinations of tables are recommended. These are described in the table below.

Buffer Type	[Rising Waveform]		[Falling Waveform]		Notes
	Load to Vcc	Load to Vss	Load to Vcc	Load to Vss	
Input	n/a	n/a	n/a	n/a	
I/O	Recommended	Recommended	Recommended	Recommended	
I/O_Open_drain	Recommended	n/a	Recommended	n/a	1
I/O_Open_source	n/a	Recommended	n/a	Recommended	1
I/O_Open_sink	Recommended	n/a	Recommended	n/a	1
Open_drain	Recommended	n/a	Recommended	n/a	
Open_source	n/a	Recommended	n/a	Recommended	
Open_sink	Recommended	n/a	Recommended	n/a	
3-state	Recommended	Recommended	Recommended	Recommended	
Series Switch	n/a	n/a	n/a	n/a	2
Series	n/a	n/a	n/a	n/a	2
Output	Recommended	Recommended	Recommended	Recommended	
Terminator	n/a	n/a	n/a	n/a	
Input_ECL	n/a	n/a	n/a	n/a	
I/O_ECL	Recommended	Recommended	Recommended	Recommended	
Output_ECL	Recommended	Recommended	Recommended	Recommended	
3-state_ECL	Recommended	Recommended	Recommended	Recommended	

1 The presence of internal terminations may require adding waveforms in place of "n/a"

2 Special syntax required

For example, an IBIS buffer of type "I/O" must contain four sets of I-V tables: [Pulldown], [Pullup], [GND Clamp] and [POWER Clamp]. Similarly, such a buffer must contain, at minimum, a [Ramp] section with both rising and falling dV/dt lines. Should a V-T data section be extracted included for this buffer, the data should be included under it should include two [Rising Waveform] and two [Falling Waveform] sections, each containing data for a Vcc-connected load and a ground-connected load.

#### 4.1.3.10 Differential Buffers

Note that the above tables do not include any mention of differential buffers. IBIS has no specific [Model] buffer type parameter to describe differential behavior. Instead, differential buffers are created through a two-step process:

- add a [Diff Pin] section to declare differential inverting and non-inverting pins (see section 4.5.7 below)
- use the same model for both inverting and non-inverting pins

IBIS can be used to model and simulate differential behaviors through tying two single-ended buffers together and providing input stimuli of opposite polarities. So long as the buffers on the inverting and non-inverting pins in the [Diff Pin] keyword are identical, any model of almost any buffer type containing valid data can be used represent a differential interface.

For example, if a differential driver were to be created and one has single-ended buffer data for the model "TESTMODEL," one would begin by creating two pins in the [Pin] list, each using the model "TESTMODEL." The [Diff Pin] section of the IBIS file would show one of these pins as an inverting output and the other as the non-inverting output.

When a simulation is to be performed, so long as the two "TESTMODEL" buffers are provided with input signals which are opposite in polarity, the buffers will act in a differential fashion. Many simulation tools will ensure opposing polarities of input waveforms automatically if the [Diff Pin] keyword is present.

{ section incomplete }

If the differential data collection procedures mentioned above were followed, a differential C\_comp may be expressed using the [C Series] keyword described below.

## 4.2 Data Checking

Several data checks are critical to assure final IBIS models that are useful in simulation:

- data completeness
- I-V and V-T matching

### 4.2.1 Data Completeness

Fundamentally, data completeness means having sufficient data to create a useful IBIS model. Users should ensure that the data in their raw data files includes:

- I-V data covering  $-V_{cc}$  to  $2*V_{cc}$  for all corners
- I-V data covering sufficient data points to describe buffer behavior
- I-V data showing behavior for all appropriate input states (high, low, high-Z)
- V-T data covering sufficient data points to describe buffer behavior
- V-T data (where appropriate) showing complete transitions (settled low to settled high)
- V-T data (where appropriate) showing two to four or more transitions into a load


See [Chapter 3](#) for more information on generating complete data.

### 4.2.2 I-V and V-T Matching


For a model of any buffer capable of driving a signal (this includes bi-directional buffers, output-only buffers and the like), **one of** the most critical concepts is “I-V to V-T matching.” In other words, the settled or DC behavior seen at the start and end of a transition from high-to-low or vice-versa must match the I-V table data for the buffer under the same environmental conditions and under the same load.

**An example is instructive.** The diagram below shows a simple buffer driving a load, connected to ground. The buffer is stimulated to drive from a low output state to a high output state. The voltage-vs.-time waveform for this loaded buffer’s transition is shown, as text.


Time	V(typ)
0.000E+00	0.00E+00
1.000E-11	2.30E-08
2.000E-11	4.39E-04
3.000E-11	2.02E-02
4.000E-11	3.52E-02
5.000E-11	6.49E-02
{...}	{...}
1.800E-10	2.17E+00
1.900E-10	2.18E+00
2.000E-10	2.19E+00



If we draw the buffer driver in its most simple form, its behavior can be represented as nothing more than a pullup transistor and a pulldown transistor with connected inputs and connected outputs – an inverter (a CMOS example is shown).



If the signal at the input (“To Core”) is transitioning from high to low, the output will transition from low to high. As no current will flow through the pulldown when an external load is grounded and the core is driving high, we can safely exclude the pulldown and treat the buffer as if it consisted solely of the pullup.




The voltage of our transient waveform describes the voltage between the resistor and the transistor as the transistor turns on, starting with little to no current flow (off) to maximum current flow (on). When at the end of its low-to-high output transition – when fully on—the transistor is, in essence, a non-linear resistor, which will provide differing current flows dependent on gate voltage and source-to-drain voltage (this should sound familiar from basic electronics, when speaking of transistor table-tracing or bias tables).

Since our gate, source and drain voltages are fixed by the design and the load, we end up with a single current through the transistor when it’s fully on, at the end of our V-T table. ***This current should match the same current for a load line of 50 ohms drawn across the I-V curve of our transistor.*** As our I-V curve shows transistor strength and is a DC description of the transistor behavior, the end point of our V-T table – also a DC condition, as the transistor is fully on – should match the I-V for the same load.

Numerically, our example shows the buffer’s transient output to have fully settled at 2.1895 V into a 50 ohm load. This implies a fully-on transistor current of approximately 43 mA, by Ohm’s Law.

By drawing a load-line of 50 ohms across the (Vcc-referenced) I-V curve for this buffer, we can see that the intercept point is indeed approximately 43 mA.



In this way, we can see that the conditions, loading and output data for both our I-V and V-T are matched to one another. Similar relationships apply to other I-V and V-T tables which may be present in a final IBIS model.

IBIS Keyword	Transition	Load
[Falling Waveform]	pulldown turning on	Resistor to Vcc
[Rising Waveform]	pulldown turning off	Resistor to Vcc
[Rising Waveform]	pullup turning on	Resistor to GND
[Falling Waveform]	pullup turning off	Resistor to GND

*Note: while Vcc and GND are recommended, additional waveforms with other load conditions may be used*

**A test of this sort must be conducted when converting any raw simulation data to IBIS format, to ensure that the resulting model will converge properly in system simulation tools.**

### 4.3 Data Limiting

The IBIS 2.1 through 3.2 specifications limit V-T tables to 100 points total, for each corner, for the [Rising Waveform] and [Falling Waveform] keywords (this was extended to 1000 points in IBIS 4.0). Similarly, I-V table tables are also limited to 100 points total, for each corner, for the [Pullup], [Pulldown], [POWER Clamp], and [GND Clamp] keywords.

These limitations mean that some sort of algorithm must be used to select which points from the raw data file are used in the final IBIS model, should the data file contain more than 100 points per corner. Two methods are now in use:


- Points selected using a regular interval
- Points selected using “greatest change” algorithm

The first of these simply “picks” data points at regular intervals over the data set. For example, in a V-T table data set containing 200 points, from 0 ns to 199 ns, the limitation could be met by selecting only even data points plus zero; the sequence would then be 0 ns, 2 ns, and so on.

While this method is simple to implement, it does not discriminate between “meaningful” and “meaningless” data points. If a V-T table has settled by the 50<sup>th</sup> used data point, the remaining data points will still be selected and added to the IBIS file, though the voltage information will not change.

This failing is remedied by use of a “greatest change” algorithm, which selects data points on the basis of first derivative. In this way, more points in the final IBIS file will be expended on areas of the tables where large changes take place, such as inflections. Few points will be used on areas where the output does not change, such as the settled voltages before and after a V-T transition.

A visual example follows.



Note that the 100-point restriction applies to the number of voltage points in the I-V tables and, for revision 2.1 through 3.2 models, the time points in the V-T tables. Not all I-V current points or V-T voltage points need to be used in the tables. If necessary, the keyword “NA” may be inserted in the I-V tables for points in any of the corners. The only restrictions on the use of “NA” are:

- at least one corner must contain a legitimate current point for any I-V voltage point
- at least one corner must contain a legitimate voltage point for any V-T time point
- the starting and ending points for the typical corner in the V-T and I-V tables cannot use the “NA” reserved word


#### 4.4 Redundancy Prevention

The IBIS specification splits the I-V behavior of a buffer into several categories: [Pullup], [Pulldown], etc. However, the actual data obtained from simulation or from laboratory experiments may not be so easily divided between different conceptual portions of a buffer design.

I-V tables require two kinds of adjustment in order to ensure that buffer behavioral data is properly partitioned between I-V tables:


- Clamp “cutting”
- Adjustment of model data for internal terminations
- V-T table “cutting”

When a buffer is either tri-stated or placed in input mode and then curve-traced referenced to ground, a curve similar to the following will result.




Note that two diode effects are shown – the ground clamp, which appears below 0 V and the power clamp, which appears above 4 V. Before this data can appear in an IBIS model under the [POWER Clamp] and [GND Clamp] keywords, the diode tables must be split apart.

If no internal termination is present, the splitting is fairly simple: the ground clamp will be created by cutting the table at 0 V and extending the current seen at 0 V up to  $2 * V_{cc}$ .



A similar procedure is followed for power clamps, assuming that the data has already been made Vcc-relative.




Internal parallel terminations can affect all four tables of a bidirectional (I/O) buffer model. Most commonly, these terminations are implemented through the use of extra structures on-die which act as resistors, always connected to Vcc or ground regardless of whether the buffer drives or receives.

Since the clamp tables are used in an I/O buffer both when driving and receiving, such terminations are best included as part of a clamp table. More specifically, ground terminations would be included with [GND clamp] data and Vcc terminations with [POWER Clamp] data.


The resistor's effect would be to make the buffer operating region, which is normally at 0 mA in a clamp table, show a slope equal to the value of the resistor used.

A specific example will help to illustrate the idea. If a buffer contains an internal ground termination, it can be modeled as shown in the next diagram.




Since the [Pullup] and [Pulldown] tables will be created by subtracting the clamp data from the transistor data, then the resistor effects should not appear in these sections and no adjustment to them is necessary. The only change needed to the raw data is to make sure that the resistor's effects are not “double-counted” with the [POWER Clamp] in addition to the [GND Clamp]. The easiest way to accomplish this is by adjusting the power clamp data before it is clipped for inclusion in the IBIS model.

Clamps - Raw (Edited IDE)



The above diagram shows the raw clamp data taken from simulation or the laboratory. To eliminate the resistor's effects, the power clamp curve should be shifted to cross through the zero volts, zero amps axis. Both curves can then be clipped as described earlier in the chapter. The resulting data can then be used in the IBIS model.



A similar procedure should be followed for Vcc-connected terminations. Other termination types (only on when receiving, only on when driving or receiving specific signal levels) require advanced keywords, as detailed later in the chapter.

One procedure which is not performed by most automated IBIS creation tools is V-T table clipping. While there is no upper limit on the time duration of V-T tables, the transient portion of the waveforms must start and finish within the time dictated by the highest frequency of the buffer (one-half of the period). Several software suites that can accept IBIS models improperly use V-T table data, allowing settled portions to distort buffer behavior when the buffer is driven at higher frequencies.

While not an IBIS requirement, users are strongly recommended to generate V-T tables that are shorter in duration than the pulse width of the highest frequency anticipated on the interface. For example, a signal that is anticipated to drive, at maximum, 100 MHz signals should have a V-T table duration no greater than 5 ns (the period of a 100 MHz signal is 10 ns; such a signal's pulse width – longest “high time” or longest “low time” – is 5 ns).

## 4.5 Advanced Keywords and Constructs

Several keywords exist for describing more complex behaviors. The most common of these are described below:

- [Model Selector]
- [Submodel]
- [Model Spec]
- [Driver Schedule]
- [Pin Mapping]
- Series Elements
- [Diff Pin]

### 4.5.1 [Model Selector]

The [Model Selector] keyword is a simple means by which several buffers can be made optionally available for simulation at the same physical pin of the component. Normally, each pin of an IBIS pin list references only one buffer, as shown below.

```
*****
|
|[Pin]  signal_name  model_name  R_pin  L_pin  C_pin
|
C10     TXD1        EDX_O434
D10     CS          EDX_O395
|
*****
```

In this example, each pin has a unique pin name and separately references a particular buffer **model**, found later in the file.

[Model Selector] allows a family of buffers to be “attached” to the same pin. The IBIS specification assumes that the simulation tool using the IBIS file will give the user an option of selection which individual buffer within the family will be selected for use in any particular case.

An extension of our example is shown below.

```

| *****
|
| [Pin]   signal_name   model_name           R_pin  L_pin  C_pin
|
| C10     TXD1         EDX_O434950500910BB0
| D10     CS          EDX_O395050500714BB0
| AA21    FR#         buff_selector_in
| AB23    AM#         buff_selector_out
|
| [Model Selector] buff_selector_out
|
| ADX_O09           1.0V nominal output
| ADX_O0D           1.7V nominal output
|
| [Model Selector] buff_selector_in
|
| XDX_I_____SS0  1.0V nominal input
| XDX_I_____550  1.7V nominal input
|
| *****

```

Here, the names of the [Model Selector] families are substituted in the pin list for the buffer names we would usually expect to see. Later in the file, a [Model Selector] keyword is used, followed by the individual buffers that are part of that selector and a short comment or description of that buffer’s function. In this example, a user interested in simulating with pin “AA21” would have to select, through his simulation tool, which of the individual buffers under the [Model Selector] “buff\_selector\_in” he wishes to use in his simulation.

There is little to no restriction on how many buffers or what buffer types can be used in a particular [Model Selector] section.

#### 4.5.2 [Submodel]

The [Submodel] keyword is used to enable additional buffer features under certain conditions. This is most commonly used to activate additional clamping circuitry when a bi-directional buffer is receiving, but prevent this circuitry from becoming active when the circuit drives. As the [POWER Clamp] and [GND Clamp] data is present during both driving and receiving states, [Submodel] allows extra driving or clamping behaviors to be described for only some buffer conditions.

An example best illustrates [Submodel] usage. Imagine an interface with parallel termination at the receiver. The termination is provided by the buffer itself, by leaving the pulldown transistor on when the buffer is receiving; however, the termination is inactive when the buffer drives. By using a dynamic clamp [Submodel] [GND Clamp], the termination can be included in receiving simulations automatically, without affecting the driver behavior.

The Submodel is called by using the [Add Submodel] keyword. The name and mode of operation must be identified under the [Add Submodel] call. Receiver clamps use the “Non-Driving” mode.

```

| *****
| [Add Submodel]
| Submodel name           Mode

```

```
1550nom                                Non-Driving
| *****
```

The [Submodel] itself is created for this buffer by copying the IBIS [Pulldown] table data exactly and relabeling it as a [GND Clamp]. The [Submodel]'s name must be included here and must match the [Add Submodel] call. Finally, the Submodel\_type must be specified; as the termination is a clamp which is active only when the buffer receives, the type is "Dynamic\_clamp."

```
| *****
|
| [Submodel]                nom
| Submodel_type            Dynamic_clamp
| [GND Clamp]
|
| Voltage                  I(typ)                I(min)                I(max)
|
| 1.50000000E+0           -10.85428894E-3          -10.25383174E-3          -11.60286367E-3
| 1.45000005E+0           -10.75974107E-3          -10.19728184E-3          -11.48986816E-3
| 1.39999998E+0           -10.66339016E-3          -10.14894247E-3          -11.37721539E-3
| ...
| 2.79999995E+0           34.59529579E-3           37.59065270E-3           31.39221668E-3
| 2.84999990E+0           34.65744853E-3           37.69817948E-3           31.43185377E-3
| 2.90000010E+0           34.71648693E-3           37.79786825E-3           31.47053719E-3
|
| *****
```

### 4.5.3 [Model Spec]

The IBIS specification permits users to describe high and low input thresholds, buffer delay fixtures and delay measurement voltages. These values are given under the [Model] keyword, using the Vinh, Vinl, Cref, Vref, Rref and Vmeas parameters, respectively. In some designs, however, the values for these parameters change with corner or supply voltage. The [Model Spec] keyword allows the variations for these parameters to be described in the "typ," "min," and "max" format used elsewhere in the model.

In the example below, Vmeas, Vinh and Vinl levels are specified for each of the three model corners.

```
| *****
|
| [Model]                standard_buffer
| Model_type            I/O
|
| Vinl = 0.99V
| Vinh = 1.65V
| Cref = 10.000pF
| Rref = 25.00hm
| Vref = 0.000V
|
|                               typ                min                max
| C_comp                    3.350pF          3.280pF          3.440pF
| [Model Spec]
| Subparameter              typ                min                max
```

```

Vmeas          0.9405          0.8921          0.9890
Vinh           1.65           1.565           1.735
Vinl           0.99           0.939           1.041
[Voltage Range] 3.300V         3.130V         3.470V
[POWER Clamp Reference] 5.000V         4.750V         5.250V
[Temperature Range] 25.0           110.0           0.0
|
|*****

```

#### 4.5.4 [Driver Schedule]

Some applications require that a buffer change its strength or transition speed characteristics at fixed times after input stimulus changes. For example, a buffer may employ a “kicker” or boosted drive strength on its pullup behavior for the first few nanoseconds after a low-to-high transition. Since the buffer effectively has two drive strengths, no single set of I-V and V-T tables can effectively describe its behavior. The [Driver Schedule] keyword enables a buffer model to use or combine the behaviors of several individual models.

The keyword is itself part of a model, usually called the “top-level” model. The parameters of the keyword form a list of the models whose behavior the top-level model schedules (The top-level model is required for the benefit of simulation tools which cannot support the [Driver Schedule] behavior). Each incorporated model can include up to four delay parameters, expressing the delay for pullup and pulldown behavior turning off or on after a rising or falling edge.

```

|*****
|
[Model]          GTL_example
Model_type       I/O
|
Vinl = 800.00mV
Vinh = 1.20V
Vmeas = 1.00V
Vref = 1.50V
Rref = 50.00Ohm
Cref = 0.00pF
|
|          typ          min          max
|
C_comp          2.20pF          1.90pF          2.50pF
[Voltage Range] 1.800V          1.650V          1.900V
[Temperature Range] 50.0          100.0          0.0
|
|*****
|[Driver Schedule]
|
| Model_Name      Rise_on_dly      Rise_off_dly      Fall_on_dly      Fall_off_dly
|
| P0_stage        0.0000ns        5.0000ns         NA               NA
| N0_stage        0.0000ns        NA                0.0000ns        NA
| N1_stage        0.3006ns        NA                0.0549ns        NA
| N2_stage        0.5481ns        NA                0.1163ns        NA
|
|*****

```

The above example illustrates how the [Driver Schedule] keyword is incorporated into a top-level model, just after the header. In this model, five separate models are scheduled by the “GTL\_example” top-level model; these models are named in the first data column.


The second and third columns describe how the scheduled buffers are to behave after a rising edge on an input stimulus. “Rise\_on\_dly” specifies when the pullup section of the scheduled buffers turns on after the rising edge, while “Rise\_off\_dly” describes when the pullup turns off. Similarly, “Fall\_on\_dly” and “Fall\_off\_dly” specify how long a delay exists between the pulldown turning off or on after a falling input edge.

More specifically, P0\_stage turns its pullup on immediately after a rising input edge is detected. The buffer pullup turns off 5 ns after this rising input edge. After a falling input edge, the pulldown of N2\_stage will wait 0.11163 ns before turning on its pulldown section. In this way, strong pullup and pulldown behaviors are created slowly, as the independent buffers turn on or off in stages after input edges.

#### 4.5.5 [Pin Mapping]

The [Pin Mapping] keyword contains information on how power supplies are connected to individual buffers or groups of buffers. The [Pin Mapping] format generally resembles the [Pin] format, in that all of the component’s pins are listed by pin name. Each pin name is followed by entries which associate model supplies with particular names.

As an example, note the following component:



A pin list for a component might resemble the following:

```

*****
[Pin]  signal_name      model_name  R_pin  L_pin  C_pin
1      Driver_33Vclamp1  iobuffer33
2      Driver_33Vclamp2  iobuffer33
3      Driver_5Vclamp    iobuffer5
4      NC                NC
5      VCC3RAIL          POWER
6      VSSRAIL           GND
7      VCC5RAIL          POWER
*****

```

This component includes two drivers which share the same ground supply and use 3.3 V supplies for their pullups, but have different power clamp supplies. [Pin Mapping] can make these relationships explicit.

```

*****
[Pin Mapping] pulldown_ref pullup_ref  gnd_clamp_ref  power_clamp_ref  ext_ref
1              VSS        VCC3          VSS            VCC3
2              VSS        VCC3          VSS            VCC3
3              VSS        VCC3          VSS            VCC5
4              NC         NC
| Supply connections only use pullup, pulldown and ext_ref columns
|
5              NC         VCC3
6              VSS        NC
7              NC         VCC5
*****

```

The first three rows of the [Pin] list above refer to buffers. These I/O buffers have pullup, pulldown, power clamp and ground clamp supply connections. For each buffer pin, the pulldown\_ref, pullup\_ref, gnd\_clamp\_ref and power\_clamp\_ref columns contain the names of rails or buses which connect to the appropriate portions of the buffer.

For example, pin 1 is associated with “Driver\_33Vclamp1” which uses the model “iobuffer33.” The pullup of this buffer is connected to the supply rail named “VCC3”, as shown the pullup\_ref column for pin 1 of the [Pin Mapping] keyword. Similarly, the buffer “Driver\_5Vclamp” has a power clamp which is connected to the supply rail named “VCC5.”

Pins which use the model\_name POWER or GND in the [Pin] list are handled differently. All supply rails used for buffers must connect to POWER or GND pins as listed in the [Pin] list. For POWER and GND pins, [Pin Mapping] columns change meaning. Only the first two are used, and refer to either ground reference or power reference supplies respectively. For example, pin 5 is a POWER pin in the [Pin] list and connects to the VCC3 rail used by the buffers. Therefore, the rail name “VCC3” is placed in the pullup\_ref column. Similarly, the VSS rail name is placed under the [Pin Mapping] pulldown\_ref column of pin 6, a GND pin in the [Pin] list.

In this fashion, all of the power supply connections of all the buffers on the component may be mapped to POWER and GND pins in the [Pin] list.

Note that the IBIS specification requires that, if [Pin Mapping] is present, EVERY pin from the [Pin] list must be also listed under [Pin Mapping].

#### 4.5.6 Series Elements

Series elements, or electrical connections between pads, may be described using combinations of the keywords [Series Current], [Series MOSFET], [Series Pin Mapping], [Series Switch Groups] and several others. These series connections may be placed in addition to single-ended buffers present on the pins to be connected (see Figure 4.4 below). Also, note that the use of any of these keywords does not demand or preclude the use of the [Diff Pin] keyword.




Figure 4.4

Proper declaration of non-switch series elements involves at least two steps:

- use of [Series Pin Mapping] to declare the connection (this keyword is usually placed between [Pin] and the first [Model] keyword)
- use of a [Model] of Model\_type 'Series' which includes one or more of the following keywords and data sets: [Series Current], [Series MOSFET], [R Series], [L Series], [C Series], [RI Series], [Rc Series], [Lc Series]

Proper declaration of series switch elements involves a more complicated procedure:

- use of [Series Pin Mapping] to declare the connection (this keyword is usually placed between [Pin] and the first [Model] keyword)
- use of [Series Switch Groups] to declare the grouping of enabled states of the switch
- use of a [Model], of Model\_type 'Series\_switch,' which includes the [On] and [Off] keywords each of which contain one or more of the following keywords and data sets: [Series Current], [Series MOSFET], [R Series], [L Series], [C Series], [RI Series], [Rc Series], [Lc Series]

For example, an IBIS file which models an RC circuit that connects two pins of a component would resemble, in part, the following:

```
| *****
[IBIS Ver]      3.2
[File Name]    rcpath-test.ibs
```

[File Rev] 1.0  
 [Date] 8/22/2003  
 [Source] From silicon level SPICE model.  
 [Notes] The following information is for illustration purposes only and does not conform to any known device.  
 [Disclaimer] See above.  
 [Copyright] Copyright (C) 2004 Them Corporation

\*\*\*\*\*

[Component] Example\_RCseries  
 [Manufacturer] Them Corporation  
 [Package]

	typ	min	max
R_pkg	0.00hm	0.00hm	0.00hm
L_pkg	0.00H	0.00H	0.00H
C_pkg	0.00F	0.00F	0.00F

\*\*\*\*\*

[Pin]	signal_name	model_name	R_pin	L_pin	C_pin
1	RC_test	Groundclamp			
2	RC_test	Groundclamp			

\*\*\*\*\*

[Series Pin Mapping]	pin_2	model_name	function_table_group
1	2	RCpath	

\*\*\*\*\*

[Model] Groundclamp  
 Model\_type Input  
 Polarity Non-Inverting  
 Vinh = 2.0  
 Vinl = 0.8

	typ	min	max
C_comp	7.0pF	5.0pF	9.0pF

[Voltage Range]	typ	min	max
	5.0V	4.5V	5.5V

[GND Clamp]

Voltage	I(typ)	I(min)	I(max)
1.50000000E+0	-10.85428894E-3	-10.25383174E-3	-11.60286367E-3
1.45000005E+0	-10.75974107E-3	-10.19728184E-3	-11.48986816E-3
1.39999998E+0	-10.66339016E-3	-10.14894247E-3	-11.37721539E-3
2.79999995E+0	34.59529579E-3	37.59065270E-3	31.39221668E-3
2.84999990E+0	34.65744853E-3	37.69817948E-3	31.43185377E-3
2.90000010E+0	34.71648693E-3	37.79786825E-3	31.47053719E-3

\*\*\*\*\*

[Model] RCpath  
 Model\_type Series  
 Polarity Non-Inverting  
 Enable Active-High

```

|
|          typ      min      max
C_comp    0.0pF    0.0pF    0.0pF
|
|          typ      min      max
[Voltage Range] 5.0V    4.5V    5.5V
|
| *****
|          R(typ) R(min) R(max)
[Rc Series]   4ohm    NA     NA
|
|          C(typ) C(min) C(max)
[C Series]   50pF    NA     NA
|
[End]

```

In the example above, electrical information is given both for the single-ended behavior of the component's two pins and for the RC circuit between the pins. The [Rc Series] keyword describes the resistance assumed to exist in series with the capacitance defined by the [C series] keyword.

Similarly, an IBIS file which models a MOSFET that connects two pins of a component would resemble, in part, the following:

```

| *****
[IBIS Ver]    3.2
[File Name]  mosfet-test.ibs
[File Rev]   1.0
[Date]       8/22/2003
[Source]     From silicon level SPICE model.
[Notes]     The following information is for illustration purposes only
and does not conform to any known device.
[Disclaimer] See above.
[Copyright]  Copyright (C) 2004 Them Corporation
|
| *****
[Component]   Example_Switch
[Manufacturer] Them Corporation
[Package]
|          typ      min      max
R_pkg    0.00Ohm    0.00Ohm    0.00Ohm
L_pkg    0.00H     0.00H     0.00H
C_pkg    0.00F     0.00F     0.00F
|
| *****
[Pin]   signal_name  model_name  R_pin  L_pin  C_pin
1       MOSFET_test  NC
2       MOSFET_test  NC
|
| *****
[Series Pin Mapping]  pin_2  model_name  function_table_group
1                    2      mosfet          1
|
| *****
[Series Switch Groups]

```

```

On 1 /
Off 1 /
|
| *****
[Model]          mosfet
Model_type       Series_switch
Polarity         Non-Inverting
Enable          Active-High
|
|          typ min max
C_comp  7.0pF  5.0pF  9.0pF
|
|          variable typ min max
[Voltage Range]  5.0V 4.5V 5.5V
|
| *****
[On]
[Series MOSFET]
Vds = 5
| Voltage I(typ)   I(min)  I(max)
5.0V      6.4475   3.8325  9.9875 | Defines the Ids current as a
4.0V      5.075   2.985   7.9325 | function of Vtable for Vds = 1
3.0V      3.245   1.8675  5.14
2.0V      0.78    0.415   1.275
1.0V      1.31E-09 1.1675E-09 1.4175E-09
0.0V      0      0      0
|
[Series MOSFET]
Vds = 3
| Voltage I(typ)  I(min)  I(max)
5.0V 2.3211 1.3797 3.5955 | Defines the Ids current as a
4.0V 1.827  1.0746 2.8557 | function of Vtable for Vds = 1
3.0V 1.1682 0.6723 1.8504
2.0V 0.2808 0.1494 0.459
1.0V 4.743E-10 4.203E-10 5.103E-10
0.0V 0 0 0
|
[Series MOSFET]
Vds = 1
| Voltage I(typ)  I(min)  I(max)
5.0V 2.58E-01 1.53E-01 4.00E-01 | Defines the Ids current as a
4.0V 2.03E-01 1.19E-01 3.17E-01 | function of Vtable for Vds = 1
3.0V 1.30E-01 7.47E-02 2.06E-01
2.0V 3.12E-02 1.66E-02 5.10E-02
1.0V 5.27E-11 4.67E-11 5.67E-11
0.0V 0 0 0
|
[Off]
[Series Current]
| Voltage I(typ)  I(min)  I(max)
5.0V 0 0 0
4.0V 0 0 0
3.0V 0 0 0
2.0V 0 0 0
1.0V 0 0 0
0.0V 0 0 0

```

|  
[ End ]

Note that, in the example above, no single-ended models exist for the two pins of the component. The only electrical behavior described is that between the pins. The specification permits the use of terminators, inputs or other types of single-ended buffers on these pins, however.

Additionally, note that several [Series MOSFET] keywords exist under the [On] keyword, to describe the current seen at different Vds values. Finally, observe that the [Off] keyword uses the [Series Current] keyword, rather than [Series Switch], to describe a current which does not depend on a particular Vds value.

The specification also permits the use of [Series MOSFET] for buffers of type Series, instead of type Series\_switch. In this case, the [On] and [Off] keywords are not required.

The IBIS specification also permits the use of [Series Current] and [Rc Series], [C Series], etc. series element keywords within the scope of the same [Model] keyword. This may be appropriate for descriptions of DC and frequency dependent behavior for the same series [Model].

#### 4.5.7 [Diff Pin]

The [Diff Pin] keyword is a simple declaration of differential behavior between two pins in the IBIS pin list. Proper use of the keyword does not require additional table generation or calculation by the user; the keyword only affects how the simulation tool using the IBIS model treats the pins named under the [Diff Pin] keyword.

```
| *****  
[Diff Pin]  inv_pin  vdiff  tdelay_typ  tdelay_min  tdelay_max  
|  
C20          D20      25mV    NA          NA          NA  
| *****
```

The IBIS section shown above would appear shortly after the pin list in an IBIS file. The keyword requires six parameters: the pin names to be treated differentially (the non-inverted pin is always named first); the differential threshold voltage if the buffer is capable of receiving signals; and three time delays, expressing the launch delays of the inverting pin in relation to the non-inverting pin when the buffer drives (such delays would be visible as skew, jitter and/or varying crossover voltages between the signals).

Only the pin names are required, and these must match the names given in the [Pin] section. All other parameters may use “NA” as a value. The differential voltage threshold is typically the expected crossover voltage of the differential input.

## 5.0 Validating the Model

Once an IBIS model has been created, it must be validated. Validation involves

1. From the IBIS data, creating a behavioral simulation model in a target simulator that supports IBIS.
2. Running the model with standard loads.
3. Comparing the results against a transistor-level reference simulation using the same loads.

You can use any simulator that supports IBIS. Contact the simulator vendor and request their parser, converter, or application note on using IBIS models on their tools. To find simulator vendors that support IBIS, see the IBIS member organization list maintained on the IBIS web site.

## 6.0 Correlating the Data

The last step in the modeling process is to correlate the simulation results with actual silicon measurements. To obtain I-V tables and rise/fall time measurements, see the section titled [Obtaining I-V and Switching Information via Lab Measurement](#).

Correlation involves measuring the I-V tables and rise/fall times of an actual IC and verifying that they fall within the maximum and minimum values used in the IBIS model. In addition, for ICs in a motherboard or other test setup driving a known load, compare the oscilloscope waveforms with simulation waveforms using the same load.

### Note

The oscilloscope adds a load to the circuit and the response of the oscilloscope affects the response measured.

## 7.0 Resources

The IBIS Open Forum is a working group of the EIA and as such is responsible for the official IBIS specification. Minutes of IBIS meetings, email correspondence, proposals for specification changes, etc. are on-line at “eda.org”. To join in the email discussions, send a message to “[ibis-request@eda.org](mailto:ibis-request@eda.org)” and request that your name be added to the IBIS mail reflector. Be sure to include your email address.

To download a copy of the specification, the golden parser, various public-domain models, s2ibis and s2ibis3 programs and other information, visit the IBIS Web page.

WWW: <http://www.eigroup.org/ibis/>