Subject: Call for Papers - VIUF Fall Workshop 2000
From: Peter J. Ashenden (petera@cs.adelaide.edu.au)
Date: Mon May 08 2000 - 22:11:56 PDT
VHDL International User's Forum (VIUF) Fall Workshop 2000
Systems Design Languages in Action
October 16-18, 2000
Orlando, Florida, USA
____________________________________________________________________________
____
Call for Papers
____________________________________________________________________________
____
Co-located with the 2000 IEEE/ACM International Workshop on Behavioral
Modeling and Simulation (BMAS'00)
The VIUF Fall Workshop is a forum traditionally dedicated to enable
engineers to discuss and present their work about all topics around VHDL
design, such as simulation, test, synthesis, modeling and design
experiences. This year, when VHDL International has assumed sponsorship of
the SLDL committee, the workshop is going to focus on systems design issues
and the use of VHDL and other languages in systems design. This includes
the use of novel and interesting toots and techniques in the area of
systems design, including abstract systems simulation, formal methods,
model checking, and other non-traditional mechanisms of verifying that
large scale systems meet their specification and are manufacturable.
The workshop will be composed of classical panel and paper presentation
sessions, together with parallel workshop sessions. The workshop sessions
will begin with a short presentation by the workshop organizer. Attendees
then engage in moderated discussion, exploring the ideas in the
presentation and related ideas. The discussions are summarized by the
scribes and results of all of the workshop sessions are presented in the
general closing session.
In addition to the workshop, tutorials are encouraged on any subject having
to do with systems design languages and tools that use them in the
efficient design of large-scale systems. Tutorials may be a half day or
full day in length.
Topics for papers, workshop sessions, and tutorials include, but are not
limited to:
* Use of VHDL or Verilog for systems design
* Extensions of VHDL or Verilog for systems design
* VHDL 200X issues related to systems design
* Simulation and modeling for acquisition of design and
manufacturing requirements
* "End to End" Design/Manufacturing Process
* Other systems design languages, especially for designing large systems
including hardware and software components
* SLDL
* Formal methods in systems design
* Languages for hardware-software co-design
* Platforms for the creation of domain specific languages that can be used
for
both hardware and software
* Success stories of systems design language use
* Tools that may be used with systems design languages
Proposals, in WORD, PDF or PPT format, may be submitted electronically to
the Program Chair or to the Conference Chair. Extended abstracts are
acceptable.
Conference Chair
David L. Barton
AverStar Inc.
1595 Spring Hill Rd.
Vienna, VA 22182-2228
dlb@wash.averstar.com
Program Chair
Ronald Waxman
EDA Standards Consulting
2369 Paddock Lane
Reston, VA 20191-2607
r.waxman@computer.org
Significant dates:
June 1 - Paper abstracts due
July 1 - Successful authors notified
July 1 - Workshop and tutorial proposals due
August 1 - Successful workshop and tutorial presenters notified
August 15 - Final versions of papers and workshop summaries due
This archive was generated by hypermail 2b28 : Mon May 08 2000 - 22:16:44 PDT