IEEE 1850 PS WG - Extensions SC Meeting - 21 Dec 04 - Status, Minutes, Goals

IEEE 1850 PS WG - Extensions Subcommittee
===================================

===========
Current Status
===========

1. LRM Change Proposals completed:

None.

================================================

2. LRM Change Proposals under development:

Group A: clocks and modeling layer (Erich) - http://www.eda.org/ieee-1850/ieee-1850-extensions/hm/0068.html
  - still requires some detail in the area of equivalences of built-in functions
  - need to coordinate with Group B changes
  - need to consider new issue about prev() syntax

Group B: prev/rose/fell initial values (Johan) - http://www.eda.org/ieee-1850/ieee-1850-extensions/hm/0027.html
  - needs to be turned into detailed LRM changes

Group I: forall issues (Dana) - e.g., http://www.eda.org/ieee-1850/ieee-1850-extensions/hm/0056.html
  - needs to reflect decisions today (see below)

================================================

3. Issue Groups ready for LRM change proposal drafting:

Group E: simple subset issue (Erich)
  - will need to consider new parameterized and/or operators also
      (relax restrictions on and; add restrictions on parameterized or)

Group F: VHDL type issues (Erich)

Group L: LRM items (Harry)

================================================

4. Issue Groups being discussed

Group J: non-determinism (Avigail)

Group N: numeric vs. integer expressions (Erich)
  - simple LRM issue that needs some attention

================================================

5. Issue Groups remaining to be discussed for the first release:

Group D: named constructs (in particular, typed parameters) (Tej to propose something)

Group H: portability (Erich to propose something)

Group O: SystemC (Erich to propose something)

================================================

5. Issue Groups that appear to be resolved by other changes:

Group K: cover (Erich)
  - addressed by a combination of generate statements and parameterized or on sequences

================================================

============
Dec 21 Minutes
============

1. Group I: forall

 - We will adopt parameterized and/or of properties and sequences.
 - We will keep existing forall for backward compatibility "for a while".
 - We will relax the Simple Subset restriction on && on properties to allow non-Boolean LHS operands.
 - We will explicitly restrict the Simple Subset to require parameterized or of a property to have a Boolean operand.
 - We will allow the modeling layer to use HDL-specific generate statements with embedded directives.
 - We will define the scope of the parameter to extend to the end of the property or sequence.
 - We will adopt the following syntax:

      'for' /PSL/_Identifier [ Index_Range ] in Value_Set ':' Op '(' FL_Property ')'

or

      'for' /PSL/_Identifier [ Index_Range ] in Value_Set ':' Op '{' SERE '}'

where

      Op is 'and' or 'or on properties, or &&, &, | on sequences.

Dana will complete this LRM change proposal.

================================================

2. Group A - clocks/modeling layer

 - Note that clock context doesn't flow into an endpoint instance in SVA - don't make this change in PSL.
 - We should require that an endpoint used in the modeling layer must have a clock parameter.

Erich will complete this LRM change proposal.

================================================

3. Group J - nondeterminism

 - We will adopt the proposed nondeterminism built-in functions
 - Some would prefer a name change - more English-like keyword than 'nondet'
 - We should look into aligning the nondeterminism functions with forall var decls to the extent possible.
 
Avigail will complete this proposal.

================================================

=================
Goals (for next week)
=================

 - review Groups A,B,E,F,I,K,L and approve proposed changes
 - go over any additional groups for which proposals are received by next meeting

 - Tej will draft a proposal for group D - named objects
 - Erich will draft proposals for groups H (portability) and O (SystemC)

-------------------------------------------
Erich Marschner, Cadence Design Systems
Senior Architect, Advanced Verification
Phone: +1 410 750 6995 Email: erichm@cadence.com
Cell: +1 410 294 2599 Email: erichm@comcast.net
Received on Tue Dec 21 15:34:58 2004