Challenges for FinFET Extraction
Tom Dillinger
IEEE Electronic Design Process Symposium, 4/19/2013
Outline

1) FinFET transistor overview
   • cross-sections
   • electrical behavior
   • dummy gates for process uniformity

2) Parasitic FinFET elements
   • gate input capacitance
   • gate input equivalent resistance
   • source/drain “spreading” resistance

3) Challenges for the FinFET extracted parasitic model

4) Summary
FinFET transistor overview
What is a FinFET?

Lots of technical research on 3D FET channel topologies...

The most promising option is to create a vertical silicon “fin” for the device channel.

Fins can be made on SOI material, or on bulk silicon.

Intel's FinFET technology on IvyBridge

Recent transmission electronic microscopy photos of Intel's Ivy Bridge (bulk) FinFET's illustrate a more “rounded” profile.

This profile is easier to fabricate – yet, it also has a strong impact on the transistor (and extraction) characteristics.

http://www.chipworks.com/blog/technologyblog/2012/04/intel%E2%80%99s-22-nm-tri-gate-transistors-exposed/
What is a FinFET? “Sidewall Image Transfer”

A silicon “fin” is made through highly anisotropic etching of a silicon layer, typically defined by a spacer deposited over a sacrificial patterned layer:

(SOI cross-section shown above. The spacer process is referred to as “Sidewall Image Transfer”, or SIT.)

What is a FinFET? Process variation

Sources of variation in the fin geometry include:

- Fin height (higher variation in bulkSi)
- Fin thickness
- Fin corner rounding profile
- Fin sidewall roughness
- Gate line edge roughness (LER)
- Gate CD length variation over multiple, parallel fins

NOTE: There are additional sources of process variation that define the device threshold voltage, in addition to the fin geometry.

What is a FinFET? “tri-gate” or “dual-gate” device

Two fabrication options – a “dual-gate” or a “tri-gate” FinFET.

**Dual-gate FinFET**

- A “hard mask” dielectric is retained on top of the fin.
- The electric field from the gate to the fin on the top is drastically reduced.

<table>
<thead>
<tr>
<th>Vdd (V)</th>
<th>0.9</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lg (nm)</td>
<td>20-30</td>
</tr>
<tr>
<td>Gate Pitch (nm)</td>
<td>80-100</td>
</tr>
<tr>
<td>Fin Pitch (nm)</td>
<td>40</td>
</tr>
<tr>
<td>Dfin (nm)</td>
<td>12</td>
</tr>
<tr>
<td>Hfin (nm)</td>
<td>30</td>
</tr>
</tbody>
</table>

What is a FinFET? “tri-gate” or “dual-gate” device

Tri-gate FinFET

- The tri-gate adds the top fin surface to active device channel.
- The tri-gate will exhibit some “soft” Vt channel inversion at the corners.

What is a FinFET? a “fully-depleted (volume) channel”

- The FinFET channel is typically “fully depleted” by the gate voltage in the off state → little body effect (Vt dependency upon substrate bias).
What is a FinFET? reducing Rs and Rd through SEG

- Additional processing steps are taken to reduce the resistance of the source/drain regions (Rs, Rd).

- Selective Epitaxial Growth adds silicon volume, after the FinFET gate is formed – a “raised” source/drain.

  - gate spacer defines SEG volume

  - reduces Rs_total and Rd_total:
    (Roverlap + Rext + Rspreading)

  - different SEG for nFET's & pFET's
    (SiGe for pFET's for mobility enh.)

  - higher Cgs and Cgd

What is a FinFET? reducing Rs and Rd through SEG

• Selective Epitaxial Growth (SEG) results in source/drain regions that are dependent upon the starting sidewall crystal surface orientation.

What is a FinFET? Rs/Rd, from fin to raised epi

Source/drain current density in SEG fin cross-section with top silicide, (100) and (110) surface examples.

Rs and Rd difficult to model due to non-uniform current density
BSIM-CMG models

• There is a specific BSIM compact model for multi-gate FET's released by the UC-Berkeley modeling team:

http://www-device.eecs.berkeley.edu/bsim/
http://www.eecs.berkeley.edu/Research/Projects/Data/101953.html


• Other researchers are also proposing FinFET compact models.

• The Compact Model Council is an industry-wide collaboration, to “standardize” simulation models.

• The CMC recently standardized on the BSIM-CMG model, so that SPICE simulation tool developers could develop model support.
BSIM-CMG models – Ids device current

- The BSIM-CMG device current and model utilizes the multiplicative factor “NFIN_total”, the product of the ((# of fins per finger) * (# of fingers)):

\[
NFIN_{\text{total}} = NFIN \times NF
\]

\[
I_{ds} = IDS0MULT \cdot \mu_0(T) \cdot C_{ox} \cdot \frac{W_{eff}}{L_{eff}} \cdot i_{ds0} \cdot \frac{M_{oc} M_{ob} M_{nud}}{D_{vsat} \cdot D_r \cdot D_{mob}} \times NFIN_{\text{total}}
\]  

(The expectation is that local fin variations would be “averaged” into a single instance of the device model.)
BSIM-CMG models – Rs and Rd

- The BSIM-CMG source/drain resistance model offers multiple options:
  - simple “sheet resistance” method (sheet rho * # of squares)
  
  \[
  R_{\text{geo}} = NRS \cdot RSH S
  \]
  \[
  R_{d,\text{geo}} = NRD \cdot RSH D
  \]

- a complex “spreading resistance” model through the raised S/D epi
BSIM-CMG models – Rgate_effective

- The “effective gate resistance” model uses the same simplification of the distributed input gate model used in BSIM4 for planar devices.

\[ R_{\text{geltd}} = \frac{R_{\text{GE}} + R_{\text{CFIN}}}{3 NF} \]

(More on R_gate model extraction in a subsequent slide.)
BSIM-CMG models – Layout Dependent Effects

• The BSIM-CMG models do not currently include “Layout Dependent Effect” parameters (not to the extent present in BSIM4):

Example:

LOD effect:
dependent upon the distance from gate channel to active edge derived from crystal stress from STI and stress liners
Dummy devices for process uniformity

- The ends of the fins include a “dummy” gate, which is also part of the parasitic FinFET model:

http://chipdesignmag.com/sld/blog/2011/05/26/
Dummy devices for process uniformity

- The ends of the fins include a “dummy” gate, which is also part of the parasitic FinFET model (cross-sectional view):

Parallel FinFET devices for drive current

“Intel will use up to six fins, traversed by a single gate, in circuits requiring high drive current.”

http://semiimd.com/blog/2011/05/16/intel-tri-gate-advantages-“worth-the-effort”
Parasitic FinFET elements
Parasitic FinFET extraction – Cgs, Cgd, and Cgx

- In addition to the intrinsic device capacitances, there are external parasitic capacitances – Cgs and Cgd (both sidewall and top), and Cgx
- These capacitances are distributed between (parallel) fins, a topology not present in planar structures.
Parasitic FinFET extraction – Cgs, Cgd (sidewall)

Cgs/Cgd – another sidewall view
Parasitic FinFET extraction – Cgs, Cgd (top)

Cgs/Cgd, top of fin

20nm had raised S/D, as well, but not faceted fins
Parasitic FinFET extraction – $C_{gx}$

- The gate-to-substrate capacitance, $C_{gx}$, differs from a planar structure, with additional $C_{gx}$ between parallel fins.
Parasitic FinFET extraction – $R_{\text{gate\_equivalent}}$

- There is also the question of what model is needed for the equivalent gate input resistance, $R_{\text{gate}}$. 
Parasitic FinFET extraction – ITF

ITF format to support FinFET's

MULTIGATE fin1 {
    FIN_SPACING = <space of fin>
    FIN_WIDTH = <width of fin>
    FIN_LENGTH = <length of fin>
    FIN_THICKNESS = <thickness of fin>
    GATE_OXIDE_TOP_T = <gate oxide top thickness>
    GATE_OXIDE_SIDE_T = <gate oxide side thickness> (optional)
    GATE_OXIDE_ER = <gate oxide permittivity>
    GATE_POLY_TOP_T = <poly top thickness>
    GATE_POLY_SIDE_T = <poly side thickness> (optional)
    CHANNEL_ER = <CHANNEL ER>
    GATE_DIFFUSION_LAYERPAIR {{PGATE PDIFF)(NGATE NDIFF)}}
}
Parasitic FinFET extraction – S/D coupling to dummy gate

• There is also a local parasitic capacitance from FinFET S/D to the dummy gate.

NOTE: Local metal “M0” on S/D not shown, but that also contributes significantly to the capacitive coupling geometry.
Challenges for the parasitic FinFET model
Parasitic reduction

- To annotate the extracted model, it is necessary to “reduce” the parasitic elements to the corresponding device netlist.

- Individual FinFET extracted capacitances (Cgs, Cgd, Cgx, Csx, Cdx), resistances (Rs and Rd), and “Rgate” need to be suitably reduced to annotate to the netlist model derived from schematics.
FinFET Extraction with variation sensitivity

- Recent enhancements to parasitic extraction SPEF format include support for process variation:
  IEEE Std 1481-2009
  http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5430852

```
sensitivity ::= *SC <param_id><:<><sensitivity_coeff>
               {<param_id><:<><sensitivity_coeff>}
param_id ::= integer
sensitivity_coeff ::= float
```

\[
C_p = C_0 \times 1 \sum_j cn_j v_j / \sum_i cd_i v_i
\]

- To date, there hasn’t been substantial development to represent the SPEF *VARIATION_PARAMETERS for FinFET extraction.
Summary
Summary

• FinFET topologies are substantially different than planar. 😊

• The actual profile of the fin may be quite different from the “ideal” rectangular cross-section. (Approximations for parasitic extraction will be required.)

• The BSIM-CMG model currently represents some, but not all, of the device characteristics (compared to BSIM4):
  • Layout Dependent Effects
  • Rgate_equivalent
Summary

• It is crucial to review the parasitic reduction methodology with your EDA vendor, for suitable accuracy and dataset size:

  • Needs to support general netlist annotation methodology
    • reduction of distributed RC parasitics across parallel fins and fingers required
  • Needs to support calculation of Rgate, with suitable accuracy
    • correlates to the number of parallel fins used
  • Needs to reflect dummy FinFET gate parasitics

• The utilization of *VARIATION_PARAMETERS for FinFET extraction is still to be explored.
BACKUP SLIDES
What is a FinFET? “volume” device current

For narrow fins, **volume inversion** will occur.

Carrier mobility is higher, due to less surface scattering. **Improvements of 20% in device current due to “volume” carriers** have been reported, compared to two separate surface channel currents.
What is a FinFET?
“quantum density of free carrier states”

For very narrow fins, the improvements in device current due to improved mobility and volume inversion is mitigated by the “quantum” density of free carrier states.

A “correction” in the device current models is typically applied for narrow fins, due to the quantum DoS.

---

**Fig. 5.** Electron concentration across the fin applying different correction models

**Fig. 7.** Comparison of the output characteristics of triple-gate FinFETs at a gate voltage of 0.9 V

t_{fin} = 6\text{nm}, \bar{V}_g = 0.9V, t_{ox} = 1.5\text{nm}
Parasitic FinFET extraction – Rgate model research

gate resistance modeling – different than planar FETs

Researchers are working on an “equivalent” (lumped) RC network for multiple parallel fins.

Yet, no “industry standard” extraction approach for gate capacitance and FinFET device model for effective resistance have been adopted.