Subject: Time to Start Up Again!
From: Tom Fitzpatrick (fitz@co-design.com)
Date: Fri Mar 01 2002 - 08:25:20 PST
Hi All,
The SUPERLOG Design Assertion Subset donation is finally complete. As such,
I'd like to schedule a series of committee meetings so that we can make up
for lost time.
I know that our course previously had been to have meetings on Thursdays,
but that won't work for the next two weeks. Next week, I'd like to propose
we meet at 9:00am PST/12pm EST on Friday, 3/8. This is to accomodate Peter
Flake's DATE travel schedule. The agenda for this meeting is to go through
the donated spec (to be distributed early next week) and make sure that
everyone is up to speed on what's in it and why. Peter is essential to this
discussion.
I'd like to have the next meeting after that in person in San Jose the week
of HDLCon. Wednesday that week works best for us. Can someone can provide a
meeting room at their local office? This meeting will be to build a list of
issues that everyone has from the initial review. I'd like to prioritize the
sections of the spec, and put together a timeline to get all issues resolved
in time to meet the SystemVerilog schedule.
At Friday's meeting, we can also discuss future meetings, but I'd like to
aim for weekly meetings at least through March.
Thanks for your patience, cooperation and effort.
-Tom
+----------------------------+------------------------------------------+
| Tom Fitzpatrick | Tel: 1 978 448 8797 |
| Technical Product Manager | Mobile: 1 978 337 7641 |
| Co-Design Automation, Inc. | email: fitz@co-design.com |
+----------------------------+------------------------------------------+
| Web: www.co-design.com | Latest News: |
| www.superlog.org | http://www.co-design.com/news/index.htm |
+----------------------------+------------------------------------------+
| SUPERLOG = Faster, Smarter Verilog |
+-----------------------------------------------------------------------+
This archive was generated by hypermail 2b28 : Fri Mar 01 2002 - 08:34:13 PST