TEMPORAL VERIFICATION of BEHAVIORAL DESCRIPTIONS in VHDL

D.BOUSSEBHA, N.GIAMBIASI, J.MAGNIER
LERI (Laboratoire d'Etude et Recherche en Informatique)
Parc Scientifique Georges Besse 30000 Nimes, France

Abstract.
This paper presents an approach for verifying the temporal sequencing of VHDL behavioral models. The goal is to verify that the control flow of a behavioral description satisfies the behavioral specifications described in a formalism based on reified temporal logics and on a notion of activity.

1. Introduction.

The rapid progress of VLSI technology in recent years demands effective verification for the complex hardware design. To ensure a successful hardware production, the hardware design should be verified at the first stage of the design, usually in a hardware description language (HDL) such as VHDL (VHSIC Hardware Description Language). With the increasing complexity and the sophistication of HDL, however, it is becoming increasingly difficult to ensure the correctness of a hardware description. This problem has prompted some researchers to study and develop a firm theoretical basis to verify a description of a hardware system. Mathematical methods have been proposed [1] to verify by formal proof, that a description meets its rigorous specifications. The formal verification requires: (1) the definition of a formal model, including the expression of the specifications and of the primitives of the HDL in terms of the formal model; (2) Extraction of the functional description from the hardware description, and the comparison of this description with the specifications.

In this paper, we propose a formal verification technique that consists in verifying the temporal behavior of a VHDL description [IEEE Std 1076.1989]. We are especially interested in the behavioral subset of VHDL defined in [2]. A VHDL behavioral description can be written in a declarative way by a set of concurrent processes. Each process is described in a procedural way: it is characterized by a control and data flow. We are interested here in the control flow which corresponds to the sequence of actions according to the control structures (sequential, parallel, iterative and selective).

The aim of this work is thus to verify that the temporal sequencing of these actions respects the sequencing defined by the behavioral specifications.

In our approach, we have used temporal reified logic [3] as a formalism for expressing the behavioral specifications. This formalism expresses a notion of activity that has been formally defined for the VHDL actions which represent a real circuit phenomenon. It also allows us to represent the temporal constraints between the actions explicitly defined by a procedural description. A preprocessing is developed to make the work of the demonstration process easier.

To facilitate the behavioral extraction mechanism, we have defined an internal model which highlights the separation and interaction between the control and data flows. The control flow in which we are interested is modelled into a interpreted and timed Petri Net. The extraction operation comes down to validating the execution paths on the Petri Net. We have then developed a demonstrator which allows us to show
whether the temporal constraints defined by the behavioral specifications are satisfied on the Petri Net.

This paper is structured as follows: section 2 introduces the temporal model that we have chosen to describe the behavioral specifications. The definition of the behavioral specifications and the specification formalism which we have defined are described in section 3. Section 4 presents the methodology of the behavioral extraction, including the demonstration technique developed. Finally, conclusions, experimental results and future directions are addressed in section 5.

2. THE TEMPORAL MODEL FOR BEHAVIORAL SPECIFICATIONS.

Shoham's logic [3] which we use to define the temporal entities of the specification formalism and the notion of activity is a variety of reified temporal logic. In this section, we first give a brief introduction to these logics. We then present a very brief overview of Shoham's logic. The rest of this section will provide the definition of the concepts of temporal entities and activity. Examples will be presented to illustrate these concepts.

2.1. Reified temporal logics.

Many approaches have been proposed to better understand and represent time. We have chosen a symbolic representation of time in the form of reified logics. These logics manipulate pairs : < logic assertion : q, temporal qualification of q : t >. Such a representation allows us to clearly separate the non-temporal logic component from the temporal component. Thus, the reasoning can be separated into two axes: one non-temporal (use of classic theorem demonstrators) and the other temporal (use of a time map manager).

The important contributions in this area are to be found in the work of Allen [4,5], McDermott [6], Shoham [3] and Kowalski and Sergot [7].

To deal with problems of complexity, monotonic and complete [8, 9, 10], we have chosen Shoham's logic [3] as the basis of the time representation. This formalism uses intervals as well as time points. The manipulation of such a representation scheme is based on the notion of time map managers, whose role is to keep the temporal relations base consistent and accessible and to update by adding or retrieving relations to the base. Ghallab's approach [11, 12] has been chosen for the management of our temporal base. This choice is justified by the efficiency and good performance of the approach in managing the temporal graph including both the symbolic and numeric temporal relations.

We now present a survey of the characteristics of Shoham's logic. Ghallab's work will be described in the next section.

2.2. Shoham's logic

We will take Shoham's work as a basis. Shoham's logic defines in quite a general way a temporal proposition by the formula: True (t,p) which means that proposition p is true at 't' (point or interval defined by a pair of points : I = (start[I], end[I])).

Syntax and semantics have been precisely defined in [3].

We need to express intervals and time points, together with their relationships.

* qualitative relations between two intervals: before (<), meet (m), overlap (o), start (s), during (d), finish (f), equal (=), and their inverses after (>), is-met-by (mi)... see [4]).

![Figure 1: Qualitative relations between intervals](image)

170
• qualitative relations between two time points or extremities of an interval: before (<), after (>) and equal (=).
  • qualitative relations between an interval and a time point are: before, after, during, start-at, end-at (see figure 2). Other relations can be expressed by combining those above, eg: (start-before a T) is equivalent to (or during a T) (end-at a T) (before a T).

![Figure 2: Relations between an interval and a time point](image)

From this formal model, we have defined two concepts on which our specification formalism is based: temporal entities and the notion of activity [13].

2.3. Basic concepts.

Temporal entities express the notion event (pulse signal) which determines a change of state, corresponding to the transition of the proposition p: from ¬p to p. If this transition is instantaneous, then this event (note ef(p)) will be temporally localized by a time point. Otherwise (it is achieved with a duration), an event (called “fact” and note d(f, p)) will be localized by a time interval (see [13]).

In the timing model VHDL, the behavioral actions which model a physical reality in the circuit are: signal and variable assignments and the wait statement. Each action expresses a notion of activity which reflects the physical phenomenon that takes place in a circuit. For example, the inertial delay of a signal assignment.

As an example of activity, we will only define the transport model and we will illustrate how we have formalised this model. We refer the reader who is interested in the definition and the formalization of the other activities to [13].

**Example**

In VHDL, there are two types of delay in signal assignment statements, inertial and transport delay. The example below shows the form of a transport delay:

\[ S1 <= transport\,\,\, Y\,\,\, after\,\,\, 4\,\,\, ns; \quad transport\,\,\, delay \]

The assignment statement expresses that all changes on Y will propagate to S1 regardless of how long the changes stay at the new level.

Consequently, the activity of a signal assignment transport-type is defined as (see example below):

- the time necessary for the value of a signal to change, eg: the specified delay.

To formalize this activity, we have defined a temporal representation based on the concepts that have been defined previously (section 2.2).

Thus, the activity of a transport model will be temporally qualified by a time interval [I] over which it holds. This interval [I] represents the time span during which the change of a signal occurs. Consequently, the duration of activity of a signal of the transport type is equal to a given delay. Such an activity is defined by a triple:

\[ <\text{name (parameter)}, \text{value-of-signal, duration}> \]

A simple temporal specification of this activity is as follows:

\[ \text{Sig-Trans}[I, S] \iff \text{activity}(<S>, <\text{val-S}, <d>)) \land e(I, <S>) \land \text{duration}(I, \text{delay}) \]

The "duration" predicate gives the correspondence between the interval "I" and its duration "delay". For example, the specification of a signal assignment to S1 is represented by:

\[ \text{Sig-Trans}[I, S1] \iff \text{activity}(<S1>, <\text{value-of-Y}, <4>) \]

and it is illustrated by the following diagram:

![Figure 3: Diagram illustrating activity specification](image)
3. BEHAVIORAL SPECIFICATIONS.

This section introduces a knowledge representation formalism and temporal structure that will enable us to express the behavioral specifications. They will be argued through simple example.

Specifications define the temporal behavior expected by a given VHDL description. A specification program is a set of behavioral rules. Each rule defines one or several temporal behaviors. Each of these behaviors describes a list of activities to be undertaken if certain events or facts take place. The definition of a specification has two parts: one defines the conditions needed to trigger the activities and the constraints on these conditions, the other defines the implied activities and the temporal constraints between them. We have a description which is based essentially on the concepts defined in section 2.3: the events and the facts. Such specifications will be described as in the following example which defines a behavioral rule describing the intended behavior of a D-Latch:

```
whenever (CKL = 1) at 10, IN = 0 at 11
  if CKL at 12
    fact 12 end-at 10
    do affect OUT1 at 13 [2], affect OUT2 at 14 [2.85]
    action 13 starts 14.
```

Figure 4: behavioral specification of a D-Latch.

The `<whenever>` and `<if>` fields define the conditions necessary (represented respectively in the form of events or facts) to activate the part `<do>`, describing the set of activities: of the signal assignments (affect), of the wait statement (wait) or of the processes (process). The word `<act>` specifies the association of a condition or activity with the temporal objects—`T` (a time point or an interval).

The `<fact>` and `<action>` fields define, on the one hand, the temporal constraints between facts, and temporal relations between activities on the other.

The temporal constraints can be of two types: symbolic constraints (for example $I_1 > I_2$); and numeric constraints (for example `-10 < start(I) - end(J) < 5`).

The symbol [time] allows the duration of a condition or of an activity to be given.

To simplify a maximum the work of the demonstrator mechanism and to verify that the behavioral specification descriptions given are correct, we have transformed these specifications into structures much simpler to manipulate.

3.1. Compilation of the behavioral specifications.

The compilation is based on an original approach [11, 12], which proposes an very efficient time map manager (called `IxTTeT`: Indexed Time Table) in the form of a time lattice using time points as tokens. The complexity of the access and updating operations is linear according to the size of the lattice. If the addition of a relation causes an inconsistency, the system can easily find the cause.

Consequently, thanks to this time map manager, the temporal constraints described in the part `<action>` and `<fact>` of the specification description are translated into a time lattice (figure 5) that is easy to manipulate.

```
Figure 5: time lattice associated with temporal constraints of specifications
```

172
Two tables (figure 6) which integrate the set of conditions and activities used, the time points in which they intervene (beginning and end) and a link indicating the cause of their insertion correspond to this time lattice.

<table>
<thead>
<tr>
<th>condition table</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>5</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>CKL</td>
<td>&lt;p&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CKL= 1</td>
<td></td>
<td>&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IN = 0</td>
<td></td>
<td></td>
<td>&lt;=</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>activity table</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>5</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>affect OUT1</td>
<td>&lt;</td>
<td></td>
<td>&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>affect OUT2</td>
<td>&lt;</td>
<td></td>
<td>&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 6: tables associated with time lattice.

The symbol "<" indicates the beginning of an activity, whereas the symbol ">" indicates the end of an activity. The letter "p" indicates the presence of the event as the activation condition for a process. The symbol "<>") indicates the instantaneous events.

4. Demonstration.

The first part of this section describes the strategy used for the extraction of the sub-behaviors from the VHDL procedural descriptions. The second part shows how the temporal demonstration is made. Each phase in the demonstration process will be illustrated with an example.

4.1. Principles behind the demonstration.

The model we wish to validate in a temporal way is written in the VHDL behavioral subset defined in [2]. A step in the demonstration process will consist in the extraction of the temporal behavior in order to verify its conformity with specifications. We use an internal model which has been developed in order to constitute the general model. Many applications are linked to it [14]: behavioral test, testability measure, symbolic simulation, etc. This internal model explains the data and control flows of a behavioral description. The control flow is modeled by a timed and interpreted Petri Net and the data flow by a graph structure based on the concepts of a hierarchical, multi-view model [15]. In our demonstration problem, we are only interested in the control model. A data model action is associated with each Petri Net transition. Actions with explicit delay (signal assignment, wait statement) are associated with timed transitions; their transition life is considered to be equal to the delay value.

It should be pointed out that places indicate only the network state at the present time. We give, as an example, the translation of a behavioral description [16] modeling the behavior of the latch (figure 7).

```
architecture X of LATCH is
begin
  process P1
    constant T01: TIME = 3 ns;
    constant T10: TIME = 2 ns;
    constant T3: TIME = 850 ps;
    variable DELAI TIME;
    variable O0 BIT;
    begin
      wait on IN, CKL;
      if CKL = '1' then
        O0 = IN;
      else
        case O0 is
          when '0' => DELAI = T10;
          when '1' => DELAI = T01;
        end case;
      end if;
      O0 = O0 after DELAI;
      OUT1 = O0 after DELAI + T3;
      if...
      end process P1;
  end X
```

Figure 7: behavioral description in VHDL of D-latch.

This description is translated by the following interpreted and timed Petri Net, in
which \( O_1 \) corresponds to the statements of the VHDL description:

![Figure 8: Petri net associated with process P1.](image)

This translation is composed of a simple concatenation of the conditional subnets and of a parallel subnet [14]. The first subnet represents two conditional structures 'IF' and "case" of the VHDL description, and the second the parallelism of the signals O7 and O8.

### 4.2. Extraction of the temporal behavior from the Petri Net.

On the control model previously defined, the extraction of the behavior comes down to the classic problem involving the search for paths in a graph. Indeed, the specifications express the conditions in which certain temporal relations should exist. These conditions define a path or a sub-graph of symbolic execution on the control model.

The extraction problem involves two phases: (1) To search for the valid path(s) in the graph (paths in which the decision-type nodes are specified in the conditions table) and calculate their durations; (2) To stress the temporal relations which can link the various actions of a valid path. For example, on the Petri graph modelling the process P1 (figure 7), the given specification expresses the conditions \( \text{CKL} = 1 \) and \( \text{IN} = 0 \), which validate the path: \( c_{v1} = [O1, O2, O3, O7, O8] \). The duration of a path is calculated according to the action-types which compose the path [13]. The previous valid path \( c_{v1} \) contains two action-type signal; their duration is defined by: \( \text{duration}_{(c_{v1})} = \max_{i \in [1..j]} d(x_i); \text{eg:} \text{duration}(c_{v1}) = \max_{i \in [1..2]} d(O7) + d(O8) = 2.85 \text{ns} \).

If we consider each node of a valid path as a time interval (or a time point) during which the action it holds, using the basic concepts defined in section 2, we can easily represent the temporal relations between the actions. For example, the temporal relation which linked actions O7 and O8 is a relation-type 'start', because the two actions begin at same moment and are executed in parallel. In summary, we obtain the following sub-behavior:

\[
\text{Sub-Beh} = \{ \text{IO1 end-at IO2, IO7 starts IO8}, \text{ IO2 < IO3, IO3 < IO4, duration(IO7) = 2, duration(IO8) = 2.85} \}
\]

This set of constraints will constitute the temporal sub-behaviors which will be compared with the behavioral specifications.

### 4.3. Demonstrator.

The principles of the demonstrator consist in:

1- Verifying if the activities expressed by a valid path belong respectively to the table of activities. For example, activities O7 and O8 of the signal-type, in the valid path \( c_{v1} \) correspond well to those defined in the activities table (see figure 6).
2-verifying that the temporal structure of this path is compatible with the one defined in the time lattice. This means verifying the compatibility of the numeric and symbolic constraints. These two properties describe the existence of a temporal path in the graph which is identical to the behavioral specification.

For example, the duration-type numeric constraint made explicit by action O7 in the path c1 is correct: \(\text{duration(CP)} = \text{duration(OUT1)} = 2\) ns.

The symbolic constraints expressed in the sub-behaviors "sub-beh" are satisfied by the time lattice. For example, in the "sub-beh" by taking two temporal propositions: (OUT, OUT1) and (OUT2) such that (O7 starts O8), we find the same propositions (OUT1 and OUT2) linked by the same temporal relation start in the activities table.

In summary, we can conclude that the temporal sequencing of actions within the process P1 involved with the behavioral description of figure 7 meets the behavioral specifications defined in Section 3.

5. Implementation and Results.

Figure 9 below schematizes an overview of the architecture of the system:

![Diagram](image-url)

The modules: translator, extractor, compiler, and demonstrator, have been implemented in Common Lisp, using the Object Representation Language ORL [17], to support object-oriented programming. The system runs under Common Lisp V4.0 on a Sun 4 workstation 360 running Unix. The system is in beta test and shows good performances. The following table shows the results in terms of running time for a benchmark of procedural behavioral descriptions in VHDL. It gives an idea of the lattice size and memory space for a number of behavioral rules (column A). The experimental results demonstrate that the algorithms used are linear (low level complexity) according to the number of actions (column B) in a VHDL description. The CPU times in the last column, indicate that the system is fast enough to be of practical use.

<table>
<thead>
<tr>
<th>Behavioral rules</th>
<th>Lattice / Memory (size) (A)</th>
<th>Compiler (milliseconds)</th>
<th>VHDL description name</th>
<th>Number of actions (B)</th>
<th>Translator (seconds)</th>
<th>Extractor (seconds)</th>
<th>Demonstrator (seconds)</th>
<th>Global time (seconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>8 / 0.002 Kbytes</td>
<td>10</td>
<td>traffic light controller</td>
<td>12</td>
<td>22.8</td>
<td>23.2</td>
<td>4.97</td>
<td>41.0</td>
</tr>
<tr>
<td>12</td>
<td>60 / 0.08 Kbytes</td>
<td>30</td>
<td>ALU64</td>
<td>120</td>
<td>40.0</td>
<td>32.3</td>
<td>12.67</td>
<td>85.0</td>
</tr>
<tr>
<td>8</td>
<td>38 / 0.006 Kbytes</td>
<td>18</td>
<td>16-bit CPU</td>
<td>35</td>
<td>37.3</td>
<td>15.8</td>
<td>6.93</td>
<td>60.5</td>
</tr>
<tr>
<td>5</td>
<td>21 / 0.005 Kbytes</td>
<td>15</td>
<td>74hc7537</td>
<td>21</td>
<td>26.78</td>
<td>16.3</td>
<td>6.0</td>
<td>49.0</td>
</tr>
</tbody>
</table>

Table: Run times (in seconds) for four conventional procedural behavioral descriptions.

Conclusion.

The work that has been presented in this paper has lead us to develop a technique for formal verification that allows us to verifying the control flow of a VHDL procedural description. We first defined a behavioral specification formalism based on Shoham's logic, which allows us to modelled the temporal concepts expressed by the VHDL language (delays, event, time wait, duration..) and also to describe the behavioral
specifications as set of facts or events temporally linked.
From this formalism, we then established a verification technique which starts by
extracting the temporal sub-behaviors from of given VHDL descriptions and then gives
them to the temporal demonstrator to prove whether they respect the behavioral
specifications.
In its current state, the system does not allow the temporal verification of the data flow.
This will be the next task to undertake in order to complete this study. Other extensions
are under consideration: new strategies for extraction and the algorithmic
optimization of the system.

REFERENCES.
July 1989, pp 76-85.
7th IJCAI, pp. 221-226, 1981.
Planification; These de l'INP Grenoble, Mars 1988.
reasoning in Proc. AAAI, pp 337 à 382, August 1986.
planning and Actions, NASA Conference on Space Telerobotics, 31 Jan-02 Feb
1989, Pasadena - USA.
démonstrateur temporel; rapport de recherche n°2, LERI decembre 90.
Computational Cost of behavioral Test Pattern Generation, to appear in Design
Automation Conference june 1992 California USA.
[15] M.OUSSALAH, N.GIAMBISI, J.F.SANTUCCI : Expert System Based on Multi-
view Multi-level Models Approach for Test Pattern Generation;
Tzafrastas,S.G,”Knowledge-based System Diagnosis, Supervision and Control”.
Inheritance, EUUG Spring 90, Munich.