A Design Automation Tool to Generate the Schematics and VHDL Description of a Circuit by Extraction of VLSI Layout

Samir K. Sanghani  
Sun Microsystems Inc.,  
MTV190 2,  
2550, Garcia Avenue,  
Mountain View, CA 94043-1100.  
Phone: (415) 336-5613  
samsang@manglam.eng.sun.com

Joanne DeGroat  
Dept. of Electrical Engineering,  
The Ohio State University,  
205, Dreese Labs, 2015 Neil Ave.,  
Columbus, OH 43210.  
Phone: (614) 292-2439  
degroat@ee.eng.ohio-state.edu

Abstract

A design automation tool that performs extraction on VLSI layouts to generate circuit schematic and VHDL description, is developed in this research. From a layout given in Caltech Intermediate Format, the schematic description in Electronic Design Interface Format (EDIF) is generated. The multi-level extraction process identifies various components of the circuit and prepares the necessary database to represent components and their connectivity. This database is used to generate the EDIF schematic of the circuit. The connectivity among the components is shown by writing the routing for all the signals of the circuit. The ports on each symbol of the schematic have some VHDL attributes associated with them. The VHDL attributes such as port_mode and port_type are written with EDIF cell description.

Most of the commercial VHDL environments provide a facility for importing EDIF descriptions. After importing the EDIF design description, the schematic of a circuit can be viewed or edited in the design environment. From within the design environment, the VHDL structural description for the entire circuit can be obtained by compiling the EDIF schematic file. The VHDL attributes allow simulation of the circuit at the gate level within the host environment.

Several example circuits were extracted using this tool and imported into the Vantage Spreadsheet for simulation of the design, viewing of the schematics, and generation of structural VHDL code. Being able to simulate the design at the gate level in commercial tools such as the Vantage Spreadsheet, provides significant improvement in simulation time for observation of the functional behavior of a circuit versus switch level simulation.

References:
(2) ANSI/EIA-548-1988, Electronic Design Interchange Format, Version 2.0.0  
(3) Vantage Analysis systems Inc., VantageSpreadSheet.
Generation of Schematics and VHDL Descriptions of VLSI Layouts

October 21, 1992

Samir K. Sanghani
Sun Microsystems Inc.,
MTV 19-02 2550 Garcia Avenue,
Mountain View, CA - 94043
(415) 336-5613
samsang@manglam.eng.sun.com

Joanne DeGroat
Dept. of Electrical Engineering,
The Ohio State University, Columbus, OH
(614) 292-2947

This work was supported in part by OSU Research Challenge Grant # EERT-13-JED,
National Science Foundation Grant # MIP-9112130, and Vantage Analysis Systems, Inc.

Overview

- System Overview
- Extraction Module: Logic Extraction of layout
- Preparing interim database
- Electronic Design Interchange Format (EDIF)
- Translator module
- Sample Circuit associated and VHDL structural code
- Conclusions and future work.
Extraction of Componets

Transistor Netlist in Prolog Fact Form

\[ p(nbin, nb, nvdd, 3, 3, -9, 77, 1) . \]
\[ n(nbin, ngnd, nb, 3, 3, -9, 50, 1) . \]
\[ p(nain, na, nvdd, 3, 3, -10, 22, 1) . \]
\[ n(nain, ngnd, na, 3, 3, -10, -5, 1) . \]

Extraction Rule For an Inverter:

\[ \text{inv : -} \]
\[ \text{ptrans}(G, D, nvdd, X1, Y1, Dr1), \]
\[ \text{ntrans}(G, D, ngnd, X2, Y2, Dr2), \quad \text{Dr1} =: Dr2, \]
\[ \text{remove}_p(G, D, nvdd), \]
\[ \text{remove}_n(G, D, ngnd), \quad \text{X is } (X1 + X2)/2, \quad \text{Y is } (Y1 + Y2)/2, \]
\[ \text{asserta} \text{inv}(X, Y, [G, D], [], Dr1), \text{ fail}. \]

\[ \text{inv.} \]
Sample 'outdatabase' File

The 'outdatabase' File:

\[ \text{inv}(0, 9, 64, [\text{nbins}, \text{nb}], 1). \]
\[ \text{inv}(0, 10, 8, [\text{nin}, \text{nout}], 1). \]
\[ \text{tgate}(1, 79, 78, [\text{nout1}, \text{nclk}, \text{nclkbar}, \text{ngateout}]). \]
\[ \text{nand2}(3, 16, 50, [\text{na}, \text{nb}, \text{nout1}]). \]

Finding Primary Inputs/Outputs of The Circuit

- Automatic identification of primary input, primary output, and internal signals
- Prolog rules prepare and compare various label lists
- \text{InList}: A list of all unique input labels of the circuit
- \text{OutList}: A list of all unique output labels of the circuit
- \text{LabelList}: A list of all unique input and output labels of the circuit
- Primary input: associated label is present only in \text{InList}
- Primary output: associated label is present only in \text{OutList}
- Internal signal: associated label is present in both \text{InList} and \text{OutList}
Electronic Design Interchange Format (EDIF)

- A textual format representing design
- Design description in a structured, hierarchical manner
- Define-before-use: local and external libraries
- One or many designs/libraries in one file
- EDIF file read/written by a database translator
- Cells, viewtype: Schematic, Nettlist, Masklayout, PCBlayout
- Set of EDIF constructs depending upon the nature of information that is to be conveyed in the design
- Library ComponentDefin for cell definitions
Format Of A Cell Instance

(cell circuit
  (view
    (viewType schematic)
    (interface
      (port ....)
      (port ....))
  (contents
    (instance ..... (cellRef ....))
    (instance ..... (cellRef ....))
    (net SignalName
      (joined
        (portRef ...(instanceRef ....))
        (portRef ...(instanceRef ....)))
      (figure SIGNALS
        (path .......))
    ) /* end of net */
    ) /* end of contents */
    ) /* end of view */

Top Most Cell - Circuit (Full Adder)

Samir K. Sanghani

Sun Microsystems
Computer Corporation
VHDL Attributes For Each Cell

- VHDL attributes needed for circuit simulation
- Each port in a cell definition is assigned several attributes
- EDIF construct property associates attributes to ports
- Attribute VHDL_TYPE:
  - bit, byte
- Attribute VHDL_PORT_MODE:
  - in, out, inout, buffer

Prolog Rule To Create Cell Instances

```prolog
create_instance(inv(_,X,Y,[P1,P2],Dr),No,[Xs,Ys,Xf,Yf]) :-
    get_name_points(inv,X1,Y1,X2,Y2,X3,Y3),
    Xco is ( X + Xs ) * Xf ,
    Yco is ( Y + Ys ) * Yf ,
    round2five(Xco,Xcomp),
    round2five(Yco,Ycomp),
    BoxX is Xcomp + 70 , BoxY is Ycomp + 40 ,
    assertz(box(Xcomp,Ycomp,BoxX,BoxY,inv)),
    write_instance(No,inv,Xcomp,Ycomp,X1,Y1),
    write_transform(Xcomp,Ycomp),
    write_port_instance(ip,Xcomp,Ycomp,X2,Y2),
    write_port_instance(op,Xcomp,Ycomp,X3,Y3).
```
Describing Nets Of The Circuit

Writing Net For Signals Of The Circuit:
- net shows signal connectivity among components
- EDIF construct *joined*: for all signals; shows logical connectivity among ports
- EDIF construct *figure*: only for internal signals; signal connectivity is shown graphically
- i/o port symbols for primary inputs and outputs

Prolog Structures To Store Net-Database:
- label_node_comp(control1,[ip,5]).
- label_node_comp(control1,[ip,13]).
- netlistof(control1,[[[470,130],i],[[620,25],i]]).
- netlistof(np,[[[110,540],x],[[380,135],i],[[435,550],i]]).

Sample EDIF Connectivity

(joined

(portRef ip

(instanceRef U5))

(portRef ip

(instanceRef U13)))
Routing Algorithm

- The schematic page is seen as a grid with horizontal and vertical spacing of 5 pixels
- Takes pointlist for one internal signal and draws graphical path connecting them
- A path between two points: Algorithm recursively and alternately draws horizontal and vertical lines along the grid (grid routing)
- Checking for line overlap
- Checking for box overlap
- Vertical and horizontal deadlock are avoided

Possible Cases of a Box Overlap

(A) (B) (C) (D) (E) (F) (G) (H)
VHDL Code For a Full Adder

```
USE std_logic.ALL;
ENTITY circuit IS
--VANTAGE_METACOMMENTS_ON
PORT
(  carry: OUT bit;
  na: IN bit;
  nb: IN bit;
);
END circuit;

LIBRARY TEMP;
USE std_logic.ALL;
ARCHITECTURE circuit_of circuit IS
--VANTAGE_METACOMMENTS_ON
COMPONENT xor_gate
PORT
(  b: IN bit;
  a: IN bit;
  op: OUT bit
);
END COMPONENT;
COMPONENT nand2
PORT
(  op: OUT bit;
  a: IN bit;
  b: IN bit
);
END COMPONENT;
END circuit;

BEGIN
  U3: xor_gate
      PORT MAP (a => na,
                 b => nb,
                 op => carry);
  U2: nand2
      PORT MAP (b => na,
                 a => op,
                 op => ay);
  U1: nand2
      PORT MAP (b => nb,
                 a => na,
                 op => ay);
END circuit;
```

Conclusions

- Extraction of standard layout.
- More components can be extracted, multi-sheet schematic.
- Circuit documentation in form of EDIF schematic
- EDIF - an industry wide standard for documentation
- Portability to various VHDL based Design Environments such as VantageSpreadsheet
- Generation of VHDL structural architecture
- Simulation of schematic at gate level