Hierarchical Test Generation for VHDL Behavioral Models

Sanat R. Rao    Bi-Yu Pan\(^1\)    James R. Armstrong

The Bradley Department of Electrical Engineering
Virginia Polytechnic Institute and State University
Blacksburg, VA 24061

E-mail: rao@vtsda.sda.vt.edu
Ph: (703) 231 - 4202

Abstract

In this talk, a novel approach to test generation for VHDL behavioral models is described. An algorithm called HBTG, Hierarchical Behavioral Test Generator, has been developed and implemented to systematically generate tests for VHDL behavioral models. HBTG accepts the Process Model Graph and the pre-computed tests for the individual processes of the model, from which it hierarchically constructs a test sequence that exercises the model. The construction of the test sequence is automatic provided that the tests for individual processes of the model are available. The test sequence derived is used for simulation of the model. The modeler is thus relieved of the time-consuming problem of developing test benches.

\(^1\)Bi-Yu Pan is currently with Intel Corporation, Folsom, CA.
HIERARCHICAL TEST GENERATION FOR VHDL BEHAVIORAL MODELS

October 21, 1992

Sanat R. Rao    Bi-Yu Pan    James R. Armstrong

The Bradley Department of Electrical Engineering
Virginia Tech
Blacksburg, VA 24061

E-mail: rao@vtlsa.sda.vt.edu
Ph: (703) 231 - 4202

OUTLINE

• Test Generation for VHDL Behavioral Models
• Concept of Hierarchical Test Generation
• The Modeler's Assistant
• Test Generation Approach
• The HBTG Algorithm
• Test Generation Example
• Coverage Measure
• Complete CAD System
TEST GENERATION FOR VHDL BEHAVIORAL MODELS

- Once the VHDL behavioral model of a circuit is developed, test patterns are generated and applied for simulation of the model.

- By observing the simulation output, the functionality of the model can be checked.

- Traditionally, test development for VHDL models has relied on a design engineer or a model developer to generate tests.
  - Time-consuming and labor-intensive process
  - Test sets satisfy no formal definition of completeness.

- The Hierarchical Behavioral Test Generation (HBTG) Algorithm systematically generates tests for VHDL behavioral models.

CONCEPT OF HIERARCHICAL TEST GENERATION

- The circuit to be tested is broken up into a number of functional modules. Tests for individual modules are precomputed and stored in the design library. These tests are used to compute the test sequence for the entire unit.

Process Model Graph of the 8-Bit Register

- The HBTG algorithm exploits the hierarchy inherent in a Process Model Graph.

- Given the PMG of the VHDL behavioral model and the primitive test data files for each process of the PMG, the HBTG algorithm generates a test for the whole entity.

- The PMG is created using the Modeler’s Assistant.
THE MODELER'S ASSISTANT

- Graphical CAD tool developed at Virginia Tech.
- User graphically enters the Process Model Graph of the VHDL model to be developed along with the functionality of each process.
- The Modeler's Assistant automatically generates the VHDL behavioral model from the above information.
- A Process Model Graph (PMG) database stores information about the geometry of the PMG.
- The HBTG algorithm extracts information from this database for use during the test generation process.

TEST GENERATION APPROACH

- In a fault-oriented test generation approach, a fault model is adopted and a test pattern is generated to detect the fault.
- In our approach, no specific fault model is adopted.
- The HBTG algorithm constructs a test sequence which exercises the model thoroughly.
- A process in the architectural body of a VHDL behavioral model will be executed only if there is an event on one of its sensitive input ports.
- Major criterion used by the HBTG algorithm:
  The test sequence should activate as many sensitive ports of the model as possible.
- An effective test sequence for a VHDL behavioral model is one which activates all the sensitive ports of the model at least once.
CONSTRUCTION OF SENSITIVE PATHS

A Sensitive Path is a directed path that starts at a sensitive primary input port (PI) and ends at a primary output port (PO) with the intermediate ports along the path consisting of as many sensitive ports as possible.

Sensitive Path 0:
sp[0][0] = 9(D2)
sp[0][1] = 11(SUM2)

Sensitive Path 1:
sp[1][0] = 16(CIN1)
sp[1][1] = 13(SUM1)

Sensitive Path 2:
sp[2][0] = 24(SM)
sp[2][1] = 21(MPX)
sp[2][2] = 10(A2)
sp[2][3] = 7(COUT2)

Sensitive Path 3:
sp[3][0] = 25(J0)
sp[3][1] = 21(MPX)

Sensitive Path 4:
sp[4][0] = 20(J1)
sp[4][1] = 21(MPX)
sp[4][2] = 12(B1)
sp[4][3] = 3(SUM1)

HBTG PROCESS

The Hierarchical Behavioral Test Generation (HBTG) algorithm is implemented in C and is currently running on a SUN SPARCstation 2. The algorithm interfaces with the Modeler's Assistant to receive the Process Model Graph of the VHDL model.

The Test Generation process proceeds as follows:

- Sensitive Paths are constructed through the PMG

- Sensitive Paths are selected and activated one by one. The activation of a path starts with activating the first port on the path.

- The signal value is then propagated to the primary output on the path.

- Justification is then done to justify the internal signal values specified during the forward activation process towards the primary inputs.
program HBTG
begin
  do Construct_Sensitive_Path;
  while there is a sensitive path in the PMG not activated, do
    Select the path;
    Decide put;
    Activate the first port along the path;
    Increase the portact of the port;
  while Primary output of the path is not reached, do
    Decide put;
    If the front signal on the path is an event, then
      If the signal is a sensitive signal, then
        do propagation of the event;
        increase the portact of the port;
      else
        do propagation of the non-sensitive signal;
        increase the portact of the port;
        end if;
        do implication;
    else
      do propagation of a constant signal value;
      do implication;
      end if;
  end while;
  while a process with known output (Oi) and unknown input exists, do
    Select a sensitive path that traverses Oi if possible;
    while the primary input on the path is not reached, do
      decide put;
      do signal justification towards primary input;
      do implication;
      increase the portact of the port;
    end while;
    end while;
end program HBTG;

THE HBTG ALGORITHM

TEST GENERATION EXAMPLE

Sensitive Paths:
path 0: ND2 => ENBLD => DO
path 1: DS1 => ENBLD => DO
path 2: STRB => REG => DO

<table>
<thead>
<tr>
<th></th>
<th>DO</th>
<th>ENBLD</th>
<th>ND2</th>
<th>DS1</th>
<th>REG</th>
<th>DI</th>
<th>ND1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>D1</td>
<td>D1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>X</td>
<td>F</td>
<td>1</td>
<td>D1</td>
<td>D1</td>
<td>F</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>X</td>
<td>F</td>
<td>1</td>
<td>D1</td>
<td>D1</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>X</td>
<td>F</td>
<td>1</td>
<td>D1</td>
<td>D1</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>X</td>
<td>F</td>
<td>1</td>
<td>D1</td>
<td>D1</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>X</td>
<td>F</td>
<td>1</td>
<td>D1</td>
<td>D1</td>
<td>1</td>
</tr>
</tbody>
</table>

Test Sequence for the 8-bit Register Model

237
COVERAGE MEASURE

Copyright (c) 1990 by Synopsys, Inc.
ALL RIGHTS RESERVED
This program is proprietary and confidential information of Synopsys, Inc. and may be used and disclosed only as authorized in a license agreement controlling such use and disclosure.

data date: Tue Jun 2 16:35:20 1992
simulation time: 24
coverage data: reg8.cov
VHDL source: reg8.vhd

use WORK.VHDLCAD.all, work.all;

entity reg8 is
  port (DO: out MVL VECTOR(0 to 7));
  NDS2: in BIT;
  DS1: in BIT;
  DI: in BIT VECTOR(0 to 7);
  STRB: in BIT;
);
end reg8;

architecture BEHAVIOR of reg8 is
  signal ENBLD: BIT;
  signal REG: BIT_VECTOR(0 to 7);
begin
  OUTPUT_4: process (ENBLD, REG)
  begin
    if (ENBLD = '1') then
      DO <= BV_TO_MVL(REG);
    else
      DO <= ""Z""Z""Z""Z""Z""Z""Z";
    end if;
  end process OUTPUT_4;

  ENABLE_9: process (NDS2, DS1)
  begin
    ENBLD <= DS1 and not NDS2;
  end process ENABLE_9;

  PREG_14: process (STRB)
  begin
    if (STRB = '1') then
      REG <= DI;
    end if;
  end process PREG_14;
end BEHAVIOR;
COMPLETE CAD SYSTEM

User

PMG

Modeler's Assistant

VHDL Model

Design Library

PMG Database

HBTG

Model Tests